Two-Quadrant Multiplying Mode, V
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� AD5546BRU-REEL7
寤犲晢锛� Analog Devices Inc
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 4/20闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DAC 16BIT PAR IN 28-TSSOP TR
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Data Converter Fundamentals
DAC Architectures
瑷�(sh猫)瑷�(j矛)璩囨簮锛� Precision, Unipolar, Inverting Conversion Using AD5546/56 DAC (CN0022)
Precision, Bipolar Configuration for the AD5546/56 DAC (CN0024)
Precision, Unipolar, Noninverting Configuration for the AD5546/56 DAC (CN0023)
Precision, AC Reference Signal Attenuator Using AD5546/56 Multiplying DAC (CN0025)
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1,000
瑷�(sh猫)缃檪(sh铆)闁擄細 500ns
浣嶆暩(sh霉)锛� 16
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 骞惰伅(li谩n)
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 1
闆诲闆绘簮锛� 鍠浕婧�
鍔熺巼鑰楁暎锛堟渶澶э級锛� 55µW
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 28-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 28-TSSOP
鍖呰锛� 甯跺嵎 (TR)
杓稿嚭鏁�(sh霉)鐩拰椤炲瀷锛� 1 闆绘祦锛屽柈妤�锛�1 闆绘祦锛岄洐妤�
閲囨ǎ鐜囷紙姣忕锛夛細 2M
AD5546/AD5556
Data Sheet
Rev. D | Page 12 of 20
APPLICATIONS INFORMATION
UNIPOLAR MODE
Two-Quadrant Multiplying Mode, VOUT = 0 V to 鈥揤REF
The AD5546/AD5556 DAC architecture uses a current-steering
R-2R ladder design that requires an external reference and op
amp to convert the unipolar mode of output voltage to
AD5546
VOUT = 鈥揤REF 脳 D/65,536
(1)
AD5556
VOUT = 鈥揤REF 脳 D/16,384
(2)
where D is the decimal equivalent of the input code.
The output voltage polarity is opposite to the VREF polarity in
this case (see Figure 19). Table 8 shows the negative output vs.
code for the AD5546.
Table 8. AD5546 Unipolar Mode Negative Output vs. Code
D in Binary
VOUT (V)
1111 1111 1111 1111
鈥揤REF(65,535/65,536)
1000 0000 0000 0000
鈥揤REF/2
0000 0000 0000 0001
鈥揤REF(1/65,536)
0000 0000 0000 0000
0
Two-Quadrant Multiplying Mode, VOUT = 0 V to +VREF
The AD5546/AD5556 are designed to operate with either
positive or negative reference voltages. As a result, positive
output can be achieved with an additional op amp, (see
Figure 20), and the output becomes
AD5546
VOUT = +VREF 脳 D/65,536
(3)
AD5556
VOUT = +VREF 脳 D/16,384
(4)
Table 9 shows the positive output vs. code for the AD5546.
Table 9. AD5546 Unipolar Mode Positive Output vs. Code
D in Binary
VOUT (V)
1111 1111 1111 1111
+VREF(65,535/65,536)
1000 0000 0000 0000
+VREF/2
0000 0000 0000 0001
+VREF(1/65,536)
0000 0000 0000 0000
0
03810-
021
2
+5V
5
4
GND
VIN
TRIM
U3
ADR03
VOUT
VDD
R1
ROFS
VOUT
鈥�2.5V TO 0V
RFB
C6
2.2pF
GND
U1
AD5546/AD5556
IOUT
R2
C4
0.1F
C5
1F
RCOM
R1
16-/14-BIT
DATA
16-/14-BIT
DATA
REF
U2
AD8628
鈥�
+
鈥�5V
WR
LDAC
RS
MSB
C2
0.1F
C1
1F
C3
0.1F
V+
V鈥�
Figure 19. Unipolar Two-Quadrant Multiplying Mode, VOUT = 0 to 鈥揤REF
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
LTC1541CMS8#PBF IC OPAMP/COMP/REF MICRPWR 8MSOP
VE-2TK-IV-F3 CONVERTER MOD DC/DC 40V 150W
LTC1541CMS8 IC OPAMP/COMP/REF MICRPWR 8MSOP
LTC1542IDD#TR IC OPAMP/COMP/REF MICROPWR 8-DFN
VE-2TK-IV-F2 CONVERTER MOD DC/DC 40V 150W
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD5546BRUZ 鍔熻兘鎻忚堪:IC DAC 16BIT PARALL IN 28-TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:50 绯诲垪:- 瑷�(sh猫)缃檪(sh铆)闁�:4µs 浣嶆暩(sh霉):12 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:2 闆诲闆绘簮:鍠浕婧� 鍔熺巼鑰楁暎锛堟渶澶э級:- 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-TSSOP锛�8-MSOP锛�0.118"锛�3.00mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-uMAX 鍖呰:绠′欢 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:2 闆诲锛屽柈妤� 閲囨ǎ鐜囷紙姣忕锛�:* 鐢�(ch菐n)鍝佺洰閷勯爜(y猫)闈�:1398 (CN2011-ZH PDF)
AD5546BRUZ 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:16BIT DAC PARALLEL O/P SMD 5546
AD5546BRUZ-REEL7 鍔熻兘鎻忚堪:IC DAC 16BIT PARALL IN 28-TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:47 绯诲垪:- 瑷�(sh猫)缃檪(sh铆)闁�:2µs 浣嶆暩(sh霉):14 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 闆诲闆绘簮:鍠浕婧� 鍔熺巼鑰楁暎锛堟渶澶э級:55µW 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-SSOP锛�0.209"锛�5.30mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-SSOP 鍖呰:绠′欢 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:1 闆绘祦锛屽柈妤�锛�1 闆绘祦锛岄洐妤� 閲囨ǎ鐜囷紙姣忕锛�:*
AD5546CRUZ 鍔熻兘鎻忚堪:IC DAC 16BIT PAR 28TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 瑷�(sh猫)缃檪(sh铆)闁�:4.5µs 浣嶆暩(sh霉):12 鏁�(sh霉)鎿�(j霉)鎺ュ彛:涓茶锛孲PI? 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 闆诲闆绘簮:鍠浕婧� 鍔熺巼鑰楁暎锛堟渶澶э級:- 宸ヤ綔婧害:-40°C ~ 125°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-SOIC锛�0.154"锛�3.90mm 瀵級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-SOICN 鍖呰:鍓垏甯� (CT) 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:1 闆诲锛屽柈妤碉紱1 闆诲锛岄洐妤� 閲囨ǎ鐜囷紙姣忕锛�:* 鍏跺畠鍚嶇ū:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5546CRUZ-REEL7 鍔熻兘鎻忚堪:IC DAC 16BIT PAR 28TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)妯¤綁(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Data Converter Fundamentals DAC Architectures 妯�(bi膩o)婧�(zh菙n)鍖呰:750 绯诲垪:- 瑷�(sh猫)缃檪(sh铆)闁�:7µs 浣嶆暩(sh霉):16 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 闆诲闆绘簮:闆� ± 鍔熺巼鑰楁暎锛堟渶澶э級:100mW 宸ヤ綔婧害:0°C ~ 70°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:28-LCC锛圝 褰㈠紩绶氾級 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:28-PLCC锛�11.51x11.51锛� 鍖呰:甯跺嵎 (TR) 杓稿嚭鏁�(sh霉)鐩拰椤炲瀷:1 闆诲锛屽柈妤�锛�1 闆诲锛岄洐妤� 閲囨ǎ鐜囷紙姣忕锛�:143k
鐧�(f膩)甯冪穵鎬ラ噰璩�(g貌u)锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣(g貌u)闇€姹�

(鑻ュ彧閲囪臣(g貌u)涓€姊濆瀷铏�(h脿o)锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�(g貌u)銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�(g貌u)銆備篃鍙互閫�(j矛n)鍏ユ垜鐨勫悗鑷�(t谩i)锛屾煡鐪嬪牨(b脿o)鍍�(ji脿)

*鍨嬭櫉(h脿o) *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉(h脿o) 灏佽
娣诲姞鏇村閲囪臣(g貌u)

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳