- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8997 > AD5445YRUZ (Analog Devices Inc)IC DAC 12BIT PARALL IOUT 20TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5445YRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/29頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT PARALL IOUT 20TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 75 |
| 設(shè)置時(shí)間： | 80ns |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | 20.4M |
| 產(chǎn)品目錄頁(yè)面： | 782 (CN2011-ZH PDF) |
| 配用： | EVAL-AD5445EBZ-ND - BOARD EVALUATION FOR AD5445 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
AD5424/AD5433/AD5445
Data Sheet
Rev. D | Page 20 of 28
SINGLE-SUPPLY APPLICATIONS
Current Mode Operation
The current mode circuit in Figure 51 shows a typical circuit for
operation with a single 2.5 V to 5 V supply. IOUT2 and therefore
IOUT1 is biased positive by the amount applied to VBIAS. In this
configuration, the output voltage is given by
VOUT = [D × (RFB/RDAC) × (VBIAS VIN)] + VBIAS
or 0 to 4095 (AD5445), the output voltage varies from
VOUT = VBIAS to VOUT = 2VBIAS VIN
VBIAS should be a low impedance source capable of sinking and
sourcing all possible variations in current at the IOUT2 terminal.
03160-051
ADDITIONAL PINS OMITTED FOR CLARITY
C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED
IF A1 IS A HIGH SPEED AMPLIFIER.
NOTES:
1.
2.
VDD
VIN
VREF
GND
DAC
C1
A1
RFB
IOUT1
IOUT2
VBIAS
VOUT
Figure 51. Single-Supply Current Mode Operation
It is important to note that VIN is limited to low voltages because
the switches in the DAC ladder no longer have the same source-
drain drive voltage. As a result, there on resistance differs and
the linearity of the DAC degrades.
Voltage Switching Mode of Operation
Figure 52 shows these DACs operating in the voltage-switching
mode. The reference voltage, VIN, is applied to the IOUT1 pin,
IOUT2 is connected to AGND, and the output voltage is available
at the VREF terminal. In this configuration, a positive reference
voltage results in a positive output voltage, making single-supply
operation possible. The output from the DAC is a voltage at a
constant impedance (the DAC ladder resistance), thus an op
amp is necessary to buffer the output voltage. The reference
input no longer sees a constant input impedance, but one that
varies with code. Therefore, the voltage input should be driven
from a low impedance source.
03160-052
VIN
VDD
VREF
VOUT
GND
DAC
RFB
IOUT1
IOUT2
R1
A1
R2
ADDITIONAL PINS OMITTED FOR CLARITY
C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED
IF A1 IS A HIGH SPEED AMPLIFIER.
NOTES:
1.
2.
Figure 52. Single-Supply Voltage-Switching Mode Operation
It is important to note that VIN is limited to low voltages because
the switches in the DAC ladder no longer have the same source-
drain drive voltage. As a result, there on resistance differs, which
degrades the linearity of the DAC. See Figure 18 to Figure 23. Also,
VIN must not go negative by more than 0.3 V; otherwise, an internal
diode turns on, exceeding the maximum ratings of the device.
In this type of application, the full range of multiplying capability
of the DAC is lost.
POSITIVE OUTPUT VOLTAGE
Note that the output voltage polarity is opposite to the VREF
polarity for dc reference voltages. To achieve a positive voltage
output, an applied negative reference to the input of the DAC is
preferred over the output inversion through an inverting amplifier
because of the resistor tolerance errors. To generate a negative
reference, the reference can be level-shifted by an op amp such
that the VOUT and GND pins of the reference become the virtual
ground and –2.5 V respectively, as shown in Figure 53.
VDD
RFB
IOUT1
IOUT2
C1
VOUT = 0V TO +2.5V
GND
VDD = 5V
VREF
NOTES:
1ADDITIONAL PINS OMITTED FOR CLARITY.
2C1 PHASE COMPENSATION (1pF TO 2pF) MAY BE REQUIRED,
IF A1 IS A HIGH SPEED AMPLIFIER.
ADR03
VOUT
VIN
GND
–5V
+5V
–2.5V
03160-053
Figure 53. Positive Voltage Output with Minimum of Components
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JTL-MZ-F4 | CONVERTER MOD DC/DC 28V 25W |
| AD7628KNZ | IC DAC 8BIT DUAL MULTIPLY 20-DIP |
| ICS84330CM-01LFT | IC FREQ SYNTHESIZER 28SOIC |
| VI-JTL-MZ-F3 | CONVERTER MOD DC/DC 28V 25W |
| AD7628KPZ | IC DAC 8BIT DUAL MULTIPLY 20PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5445YRUZ | 制造商:Analog Devices 功能描述:12BIT DAC PARALLEL I/F SMD 5445 |
| AD5445YRUZ-REEL | 功能描述:IC DAC 12BIT PARALL IOUT 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5445YRUZ-REEL7 | 功能描述:IC DAC 12BIT PARALL IOUT 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5445YRUZRUZ | 制造商:Analog Devices 功能描述:DAC,AD5445Y 12bit mult current TSSOP |
| AD5446 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 8-,10-,12-Bit High Bandwidth Multiplying DACs with Serial Interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。