All input signals are specified with tr = tf = 1 ns (10%" />
參數(shù)資料
型號(hào): AD5432YRM
廠商: Analog Devices Inc
文件頁(yè)數(shù): 22/25頁(yè)
文件大小: 0K
描述: IC DAC MULTIPLYING 10BIT 10-MSOP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
設(shè)計(jì)資源: Unipolar, Precision DC Digital-to-Analog Conversion Using AD5426/32/43 8-Bit to12-Bit DACs (CN0034)
Precision, Bipolar Configuration for the AD5426/32/43 8-Bit to12-Bit DACs (CN0036)
AC Signal Processing Using AD5426/32/43 Current Output DACs (CN0037)
Programmable Gain Element Using AD5426/32/43 Current Output DACs (CN0038)
標(biāo)準(zhǔn)包裝: 50
位數(shù): 10
數(shù)據(jù)接口: 串行
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 單電源
工作溫度: -40°C ~ 125°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應(yīng)商設(shè)備封裝: 10-MSOP
包裝: 管件
輸出數(shù)目和類(lèi)型: 2 電流,單極;2 電流,雙極
采樣率(每秒): 2.5M
Data Sheet
AD5426/AD5432/AD5443
Rev. G | Page 5 of 24
TIMING CHARACTERISTICS
All input signals are specified with tr = tf = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. VDD = 2.5 V to 5.5 V,
VREF = 10 V, IOUT2 = 0 V; temperature range for Y version: 40°C to +125°C; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
2.5 V to 5.5 V
4.5 V to 5.5 V
Unit
Test Conditions/Comments
fSCLK
50
MHz max
Max clock frequency
t1
20
ns min
SCLK cycle time
t2
8
ns min
SCLK high time
t3
8
ns min
SCLK low time
13
ns min
SYNC falling edge to SCLK active edge setup time
t5
5
ns min
Data setup time
t6
3
ns min
Data hold time
t7
5
ns min
SYNC rising edge to SCLK active edge
t8
30
ns min
Minimum SYNC high time
80
45
ns typ
SCLK active edge to SDO valid
120
65
ns max
1 Falling or rising edge as determined by control bits of serial word.
2 Daisy-chain and readback modes cannot operate at maximum clock frequency. SDO timing specifications measured with load circuit, as shown in Figure 4.
3 SDO operates with a VDD of 3.0 V to 5.5 V.
DB15
DB0
SCLK
SYNC
DIN
ALTERNATIVELY, DATA MAY BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF
SCLK AS DETERMINED BY CONTROL BITS. TIMING AS PER ABOVE, WITH SCLK INVERTED.
t1
t8
t4
t3
t2
t5
t6
t7
03162-002
Figure 2. Standalone Mode Timing Diagram
DB15 (N)
DB0 (N)
DB15
(N + 1)
DB0
(N + 1)
SCLK
SDIN
SDO
ALTERNATIVELY, DATA MAY BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS
DETERMINED BY CONTROL BITS. IN THIS CASE, DATA WOULD BE CLOCKED OUT OF SDO ON FALLING
EDGE OF SCLK. TIMING AS PER ABOVE, WITH SCLK INVERTED.
t6
DB15(N)
DB0(N)
t1
t2
t5
t9
t6
t4
t3
t7
t8
SYNC
03162-003
Figure 3. Daisy-Chain and Readback Modes Timing Diagram
相關(guān)PDF資料
PDF描述
MC10LVEP11DTR2G IC CLOCK BUFFER 1:2 3GHZ 8-TSSOP
MC10LVEP11DR2G IC CLOCK BUFFER 1:2 3GHZ 8-SOIC
MC10EP11DTR2G IC CLOCK BUFFER 1:2 3GHZ 8-TSSOP
MC10EP11DR2G IC CLOCK BUFFER 1:2 3GHZ 8-SOIC
MC10EL11DTG IC CLK BUFFER 1:2 1.5GHZ 8-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5432YRM-REEL 制造商:Analog Devices 功能描述:DAC 1-CH R-2R 10-bit 10-Pin MSOP T/R 制造商:Analog Devices 功能描述:DAC 1CH R-2R 10-BIT 10MSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:10-IOUT DAC WITH SERIAL ITF I.C. - Tape and Reel
AD5432YRM-REEL7 功能描述:IC DAC 10BIT MULTIPLYING 10-MSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:* 采樣率(每秒):*
AD5432YRMZ 功能描述:IC DAC 10BIT MULTIPLYING 10-MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD5432YRMZ-REEL 功能描述:IC DAC 10BIT MULTIPLYING 10-MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計(jì)資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時(shí)間:- 位數(shù):12 數(shù)據(jù)接口:DSP,MICROWIRE?,QSPI?,串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:SOT-23-8 薄型,TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電流,單極;1 電流,雙極 采樣率(每秒):2.7M
AD5432YRMZ-REEL7 功能描述:IC DAC 10BIT MULTIPLYING 10-MSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?,串行,SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散(最大):2.7mW 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:14-DFN-EP(4x3) 包裝:管件 輸出數(shù)目和類(lèi)型:8 電壓,單極 采樣率(每秒):*