參數(shù)資料
型號(hào)： AD539JDZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 6/21頁(yè)
文件大?。?/td> 0K
描述： IC MULT/DIV DUAL CH LIN 16-CDIP
標(biāo)準(zhǔn)包裝： 1
功能： 模擬乘法器/除法器
位元/級(jí)數(shù)： 雙象限
封裝/外殼： 16-CDIP（0.300"，7.62mm）
供應(yīng)商設(shè)備封裝： 16-CDIP 側(cè)面銅焊
包裝： 管件
AD539
Rev. B | Page 13 of 20
Table 4. Summary of Operating Conditions and
Performance for the AD539 When Used with Various
External Op Amp Output Amplifiers
Operating Conditions
Op Amp Supply Voltages
±15 V
±10 V
Op Amp Compensation Capacitor
None
1 pF to 5 pF
Feedback Capacitor, CF
None
1 pF to 4 pF
3 dB Bandwidth, VX = 1 V
900 kHz
25 MHz
Load Capacitance
<1 nF
<10 pF
HF Feedthrough
VX = 0.01 V, f = 5 MHz
N/A
70 dB
RMS Output Noise
VX = 1 V, BW 10 Hz to10 kHz
50 μV
30 μV
VX = 1 V, BW 10 Hz to 5 MHz
120 μV
500 μV
1 For the circuit of Figure 20.
In all cases, 0.47 μF ceramic supply decoupling capacitors were
used at each IC pin, the AD539 supplies were ±5 V, and the
control compensation capacitor CC was 3 nF.
Minimal Wideband Configurations
The maximum bandwidth can be achieved using the AD539
with simple resistive loads to convert the output currents to
voltages. These currents (nominally ±1 mA FS, ±2.25 mA peak,
into short-circuit loads) are shunted by their source resistance
of 1.25 kΩ (each channel). Calculations of load power and
effective scaling-voltage must allow for this shunting effect
when using resistive loads. The output power is quite low in this
mode, and the device behaves more like a voltage-controlled
attenuator than a classical multiplier. The matching of gain and
phase between the two channels is excellent. From dc to 10 MHz,
the gains are typically within ±0.025 dB (measured using preci-
sion 50 Ω load resistors) and the phase difference within ±0.1°.
For a given load resistance, the output power can be quadrupled
by using both channels in parallel, as shown in Figure 21. The
small signal silicon diode, D, connected between ground and
BASE COMMON (Pin 12 and Pin 13) provides extra voltage
compliance at the output nodes in the negative direction (to
1 V at 25°C); it is not required if the output swing does not
exceed 300 mV. Table 5 compares performance for various
load resistances, using this configuration.
0
9679
-02
1
1
2
3
4
16
15
14
13
5
12
6
11
7
10
8
9
AD539
VX
VY1
VY2
HF COMP
+VS
–VS
INPUT
COMMON
OUTPUT
COMMON
BASE
COMMON
W1
Z1
CHAN1
OUTPUT
CHAN2
OUTPUT
Z2
W2
CC = 3nF
VX
NC
0.47F
+VS
D*
RL
–VS
VY
VW =
VXVY
VU
REQUIRED IF LOAD
RESISTANCE >300
*
Figure 21. Minimal Single-Channel Multiplier
(16-Lead SBDIP and PDIP Shown)
Figure 9 shows the high frequency response for Figure 21 with
the AD539 in a carefully shielded 50 Ω test environment; the
test system response was first characterized and this
background removed by digital signal processing to show the
inherent circuit response.
In many applications phase linearity over frequency is important.
Figure 10 shows the deviation from an ideal linear-phase response
for a typical AD539 over the frequency range dc to 10 MHz, for
VX = 3 V; the peak deviation is slightly more than 1°. Differen-
tial phase linearity (the stability of phase over the signal window
at a fixed frequency) is shown in Figure 11 for f = 3.579 MHz
and various values of VX. The most rapid variation occurs for
VY above 1 V; in applications where this characteristic is critical,
it is recommended that a ground-referenced, negative-going
signal be used.
Table 5. Summary of Performance for Minimal Configuration
Load Resistance
50 Ω
75 Ω
100 Ω
150 Ω
600 Ω
Open Circuit
FS Output Voltage
DC
±92.6 mV
±134 mV
±172 mV
±242 mV
±612 mV
±1 V
AC (RMS)
65.5 mV rms
94.7 mV rms
122 mV rms
171 mV rms
433 mV rms
FS Output
0.086 mW
0.12 mW
0.15 mW
0.195 mW
0.312 mW
Power in Load
10.5 dBm
9.2 dBm
8.3 dBm
7.1 dBm
5.05 dBm
N/A
Peak Output Voltage
DC
±210 mV
±300 mV
±388 mV
±544 mV
±1 mV
±1 V
AC (RMS)
148 mV rms
212 mV rms
274 mV rms
385 mV rms
Note1
Peak Output
0.44 mW
0.6 mW
0.75 mW
1 mW
±1 V
Power in Load
7 dBm
4.4 dBm
2.5 dBm
0 dBm
Effective Scaling Voltage, VU’
67.5 V
46.7 V
36.3 V
25.8 V
10.2 V
5 V
1 Peak negative voltage swing limited by output compliance.
2 N/A means not applicable.
相關(guān)PDF資料
PDF描述
AD834AR-REEL IC MULTIPLIER 4-QUADRANT 8-SOIC
VE-B34-MX-F4 CONVERTER MOD DC/DC 48V 75W
VE-243-CU-F4 CONVERTER MOD DC/DC 24V 200W
UTS78E4P CONN RCPT JAM NUT 4POS W/PIN
AD539KNZ IC MULT/DIV DUAL CH LIN 16-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD539JN 制造商:Analog Devices 功能描述:Analog Multiplier/Divider 2-Bit 16-Pin PDIP 制造商:Rochester Electronics LLC 功能描述:MULTIPLIER IC - Bulk
AD539JNZ 功能描述:IC MULT/DIV DUAL CH LIN 16-DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件
AD539KD 制造商:Analog Devices 功能描述:Analog Multiplier/Divider 2-Bit 16-Pin SBCDIP 制造商:Rochester Electronics LLC 功能描述:MULTIPLIER IC - Bulk
AD539KDZ 功能描述:IC MULT/DIV DUAL CH LIN 16-CDIP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 模擬乘法器，除法器 系列:- 標(biāo)準(zhǔn)包裝:25 系列:HA 功能:模擬乘法器 位元/級(jí)數(shù):四象限 封裝/外殼:16-CDIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:16-CDIP 側(cè)面銅焊 包裝:管件
AD539KN 制造商:Analog Devices 功能描述:Analog Multiplier/Divider 2-Bit 16-Pin PDIP
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*