- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1978 > AD5398ABCBZ-REEL (Analog Devices Inc)IC DAC 10BIT CURRENT-SINK 9WLCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5398ABCBZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 3/17頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 10BIT CURRENT-SINK 9WLCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | 8mm Carrier Tape Changes 28/Feb/2012 |
| 標(biāo)準(zhǔn)包裝： | 10,000 |
| 設(shè)置時(shí)間： | 250µs |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 9-UFBGA，WLCSP |
| 供應(yīng)商設(shè)備封裝： | 9-WLCSP（1.52 x 1.69） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 1 電流，單極 |
| 采樣率（每秒）： | * |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
AD5398A
Rev. 0 | Page 10 of 16
THEORY OF OPERATION
The AD5398A is a fully integrated 10-bit DAC with 120 mA
output current sink capability and is intended for driving voice
coil actuators in applications such as lens autofocus, image sta-
bilization, and optical zoom. The circuit diagram is shown in
Figure 16. A 10-bit current output DAC coupled with Resistor R
generates the voltage that drives the noninverting input of the
operational amplifier. This voltage also appears across the RSENSE
resistor and generates the sink current required to drive the
voice coil.
The R and RSENSE resistors are interleaved and matched. There-
fore, the temperature coefficient and any nonlinearities over
temperature are matched and the output drift over temperature
is minimized. Diode D1 is an output protection diode.
07
79
5-
0
15
POWER-ON
RESET
SDA
AGND
DGND
VDD
SCL
PD
ISINK
VDD
VBAT
VOICE COIL
ACTUATOR
D1
RSENSE
3.3
I2C SERIAL
INTERFACE
10-BIT
CURRENT
OUTPUT DAC
REFERENCE
R
AD5398A
DGND
Figure 16. Circuit Diagram Showing Connection to
Voice Coil
SERIAL INTERFACE
The AD5398A is controlled using the industry-standard I2C
2-wire serial protocol. Data can be written to or read from
the DAC at data rates up to 400 kHz. After a read operation,
the contents of the input register are reset to all zeros.
I2C BUS OPERATION
An I2C bus operates with one or more master devices that
generate the serial clock (SCL), and read/write data on the serial
data line (SDA) to/from slave devices such as the AD5398A. On
all devices on an I2C bus, the SCL pin is connected to the SCL
line and the SDA pin is connected to the SDA line. I2C devices
can only pull the bus lines low; pulling high is achieved by the
pull-up resistors, RP. The value of RP depends on the data rate,
bus capacitance, and the maximum load current that the I2C
device can sink (3 mA for a standard device).
0
779
5-
0
16
SCL
SDA
I2C MASTER
DEVICE
AD5398A
I2C SLAVE
DEVICE
I2C SLAVE
DEVICE
RP
VDD
Figure 17. Typical I2C Bus
When the bus is idle, SCL and SDA are both high. The master
device initiates a serial bus operation by generating a start
condition, which is defined as a high-to-low transition on the
SDA line while SCL is high. The slave device connected to the
bus responds to the start condition and shifts in the next eight
data bits under the control of the serial clock. These eight data
bits consist of a 7-bit address, plus a read/write bit, which is 0 if
data is to be written to a device, and 1 if data is to be read from a
device. Each slave device on an I2C bus must have a unique
address. The address of the AD5398A is 0001100; however,
0001101, 0001110, and 0001111 address the part because the
Because the address plus R/W bit always equals eight bits of data,
another way of looking at it is that the write address of the
AD5398A is 0001 1000 (0x18) and the read address is 0001 1001
(0x19). Again, Bit 6 and Bit 7 of the address are unused, and,
therefore, the write addresses can also be 0x1A, 0x1C, and 0x1E,
and the read address can be 0x1B, 0x1D, and 0x1F (see
and
At the end of the address data, after the R/W bit, the slave
device that recognizes its own address responds by generating
an acknowledge (ACK) condition. This is defined as the slave
device pulling SDA low while SCL is low before the ninth clock
pulse, and keeping it low during the ninth clock pulse. Upon
receiving an ACK, the master device can clock data into the
AD5398A in a write operation, or it can clock it out in a read
operation. Data must change either during the low period of the
clock, because SDA transitions during the high period define a
start condition as described previously, or during a stop condi-
tion as described in the
section.
I2C data is divided into blocks of eight bits, and the slave
generates an ACK at the end of each block. The AD5398A
requires 10 bits of data; two data-words must be written to it
when a write operation occurs, or read from it when a read
operation occurs. At the end of a read or write operation, the
AD5398A acknowledges the second data byte. The master
generates a stop condition, defined as a low-to-high transition
on SDA while SCL is high, to end the transaction.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5405YCPZ-REEL7 | IC DAC DUAL 12BIT MULT 40LFCSP |
| AD5415YRU | IC DAC DUAL 12BIT MULT 24-TSSOP |
| AD5421CREZ | IC DAC 16BIT SPI/SRL 28TSSOP |
| AD5422ACPZ-REEL7 | IC DAC 16BIT SRL 40LFCSP |
| AD5441BRMZ-REEL7 | IC DAC 12BIT SERIAL IN 8MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5398ABCBZ-REEL7 | 功能描述:IC DAC 10BIT CURRENT-SINK 9WLCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| AD5398A-WAFER | 功能描述:10 Bit Digital to Analog Converter 1 9-WLCSP (1.52 x 1.69) 制造商:analog devices inc. 系列:- 包裝:散裝 零件狀態(tài):上次購(gòu)買時(shí)間 位數(shù):10 數(shù)模轉(zhuǎn)換器數(shù):1 建立時(shí)間:250μs（標(biāo)準(zhǔn)） 輸出類型:Current - Unbuffered 差分輸出:無(wú) 數(shù)據(jù)接口:I2C 參考類型:內(nèi)部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:2.7 V ~ 5.5 V INL/DNL（LSB）:±1.5，±1（最大） 架構(gòu):電流阱 工作溫度:-30°C ~ 85°C 封裝/外殼:9-UFBGA，WLCSP 供應(yīng)商器件封裝:9-WLCSP（1.52 x 1.69） 標(biāo)準(zhǔn)包裝:1 |
| AD5398BCBZ-REEL | 功能描述:IC DAC 10BIT CURRENT-SINK 9WLCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時(shí)間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
| AD5398BCBZ-REEL7 | 功能描述:IC DAC 10BIT CURRENT-SINK 9WLCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| AD5398BCPZ-REEL | 功能描述:IC DAC 10BIT CURRENT-SINK 8LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計(jì)資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時(shí)間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。