- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8557 > AD5381BSTZ-5-REEL (Analog Devices Inc)IC DAC 12BIT 40CH 5V 100-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5381BSTZ-5-REEL |
| 廠(chǎng)商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 20/40頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT 40CH 5V 100-LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | AD5381,3 Redesign Change 24/Oct/2011 |
| 設(shè)計(jì)資源： | 40 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5381 (CN0010) AD5381 Channel Monitor Function (CN0013) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 40 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 80mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸出數(shù)目和類(lèi)型： | 40 電壓，單極 |
| 采樣率（每秒）： | 167k |
| 其它名稱(chēng)： | AD5381BSTZ-5-REELDKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
Data Sheet
AD5381
Rev. D | Page 27 of 40
Daisy-Chain Mode
For systemsthat contain several devices, theSDO pin can be
used to daisy-chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interfacelines.
By connecting the DCEN (daisy-chain enable)pin high, daisy-
chain mode is enabled. Thefirst falling edge of SYNC starts the
write cycle. The SCLK is continuously applied to the input shift
register when SYNC is low. If more than 24clock pulses are
applied, the data ripplesout of the shift register and appears
on the SDO line. This data is clocked out on the rising edge of
SCLK and is valid on the falling edge. By connecting the SDO
of the first device to the DIN input on the next device in the
chain, a multidevice interface is constructed. Twenty-four clock
pulses are requiredfor each device in the system.Therefore, the
total number of clockcycles must equal 24N, where N is the
total number of AD538x devices in the chain.
When the serial transferto all devices is complete, SYNC is
taken high. This latches the input data in each device in the
daisy-chain and prevents further datafrombeing clocked
into the input shift register.
If SYNC is taken high before 24clocks are clocked into the part,
this is considered a bad frameand the data is discarded.
The serial clock can be either a continuous or a gated clock. A
continuous SCLK sourcecan only be used if it can be arranged
that SYNC is held low for the correct number of clockcycles. In
gated clock mode, a burst clockcontaining the exact number of
clock cycles must be used and SYNC must betaken high after
the final clock to latch the data.
Readback Mode
Readbackmodeis invoked by settingthe R/Wbit = 1in the
serial input register write. With R/W= 1, Bits A5to A0, in
association with Bits REG1 and REG0, select theregister tobe
read. The remainingdatabitsin the write sequencearedon’t
cares. Duringthe next SPIwrite,the data appearing on the
SDO output will contain thedata fromthe previously
addressedregister.
For a read of a single register, the NOP commandcan be used
in clocking out the data from the selected register on SDO.
Figure 30 shows the readbacksequence. For example, to read
backthe m register of Channel 0 on the AD5381, the following
sequence shouldbe implemented. First, write0x404XXX to the
AD5381 input register. This configures the AD5381 for read
mode with the m register of Channel 0 selected. Notethat Data
Bits DB11 to DB0 are don’t cares. Follow this with a second
write, a NOP condition, 0x000000.
During this write, the data from the m registeris clocked out on
the DOUT line, that is, data clocked out will contain the data
from the m register in Bit DB11 to Bit DB0, and the top 10 bits
contain the address information as previously written. In
readbackmode,the SYNC signalmust frame the data. Data is
clocked out on the rising edge of SCLK and is valid on the
falling edge of the SCLK signal. If the SCLK idles high between
the write and read operationsof a readbackoperation, the first
bit of data is clocked out on the falling edge of SYNC.
03732-030
24
48
SCLK
SYNC
DIN
SDO
UNDEFINED
SELECTED REGISTER DATA CLOCKED OUT
NOP CONDITION
INPUT WORD SPECIFIES REGISTER TO BE READ
DB23
DB0
DB23
DB0
DB23
Figure 30. Serial Readback Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC8412FPC | IC DAC 12BIT QUAD READBK 28-PLCC |
| VI-JWP-MZ-B1 | CONVERTER MOD DC/DC 13.8V 25W |
| VE-B1V-MU-S | CONVERTER MOD DC/DC 5.8V 200W |
| VI-JWM-MZ-B1 | CONVERTER MOD DC/DC 10V 25W |
| VE-B1N-MU-S | CONVERTER MOD DC/DC 18.5V 200W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5382BST-3 | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk |
| AD5382BST-3-REEL | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP T/R |
| AD5382BST-5 | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:32-CHN 5V SINGLE SUPPLY 14-BIT VOUT I.C. - Bulk |
| AD5382BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 32-CH Resistor-String 14-bit 100-Pin LQFP T/R |
| AD5382BSTZ-3 | 功能描述:IC DAC 14BIT 32CHAN 3V 100LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。