- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄375233 > AD5348BRU (ANALOG DEVICES INC) Dual 14-bit 80MSPS ADC with serialized LVDS output 48-VQFN -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5348BRU |
| 廠(chǎng)商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | DAC |
| 英文描述： | Dual 14-bit 80MSPS ADC with serialized LVDS output 48-VQFN -40 to 85 |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 8 us SETTLING TIME, 12-BIT DAC, PDSO38 |
| 封裝： | MO-153BD-1, TSSOP-38 |
| 文件頁(yè)數(shù)： | 18/24頁(yè) |
| 文件大?。?/td> | 949K |
| 代理商： | AD5348BRU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD5346/AD5347/AD5348
The bias generator, the output amplifier, the resistor string, and
all other associated linear circuitry are all shut down when the
power-down mode is activated. However, the contents of the
registers are unaffected when in power-down. The time to exit
power-down is typically 2.5 s for V
DD
= 5 V and 5 μs when V
DD
=
3 V. This is the time from a rising edge on the PD pin to when
the output voltage deviates from its power-down voltage. See
Figure 31.
Rev. 0 | Page 18 of 24
SUGGESTED DATA BUS FORMATS
In many applications, the GAIN and BUF pins are hardwired.
However, if more flexibility is required, they can be included in
a data bus. This enables the user to software program GAIN,
giving the option of doubling the resolution in the lower half of
the DAC range. In a bused system, GAIN and BUF may be
treated as data inputs because they are written to the device
during a write operation and take effect when LDAC is taken
low. This means that the reference buffers and the output
amplifier gain of multiple DAC devices can be controlled using
common GAIN and BUF lines. Note that GAIN and BUF are
not read back during an RD operation.
Table 8. AD5346/AD5347/AD5348 Truth Table
CLR
LDAC
1
1
1
1
0
X
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
X
1
X
1
X
1
X
1
X
1
X
1
X
1
X
1
0
X
X
X = Don’t Care
The AD5347 and AD5348 data bus must be at least 10 and 12
bits wide, respectively, and are best suited to a 16-bit data bus
system.
Examples of data formats for putting GAIN and BUF on a
16-bit data bus are shown in Figure 40. Note that any unused
bits above the actual DAC data may be used for GAIN and BUF.
0
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
GAIN
X
X
BUF
X
X = UNUSED BIT
X
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB8
DB9
GAIN
X
X
BUF
DB11 DB10
AD5347
AD5348
Figure 40. AD5347/AD5348 Data Format for Word Load with
GAIN and BUF Data on 16-Bit Bus
CS
1
X
X
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
X
0
WR
X
1
X
0
→
1
0
→
1
0
→
1
0
→
1
0
→
1
0
→
1
0
→
1
0
→
1
1
1
1
1
1
1
1
1
X
0
RD
X
1
X
1
1
1
1
1
1
1
1
1
→
0
1
→
0
1
→
0
1
→
0
1
→
0
1
→
0
1
→
0
1
→
0
1
0
A2
X
X
X
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
X
X
A1
X
X
X
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
X
X
A0
X
X
X
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
X
X
Function
No Data Transfer
No Data Transfer
Clear All Registers
Load DAC A Input Register
Load DAC B Input Register
Load DAC C Input Register
Load DAC D Input Register
Load DAC E Input Register
Load DAC F Input Register
Load DAC G Input Register
Load DAC H Input Register
Read Back DAC Register A
Read Back DAC Register B
Read Back DAC Register C
Read Back DAC Register D
Read Back DAC Register E
Read Back DAC Register F
Read Back DAC Register G
Read Back DAC Register H
Update DAC Registers
Invalid Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5348BRU-REEL | Dual 14-bit 80MSPS ADC with serialized LVDS output 48-VQFN -40 to 85 |
| AD5348BRU-REEL7 | Dual 14-bit 80MSPS ADC with serialized LVDS output 48-VQFN -40 to 85 |
| AD5346BCP-REEL | 2.5 V to 5.5 V, Parallel Interface 2.5 V to 5.5 V, Parallel Interface |
| AD5347BCP-REEL | 2.5 V to 5.5 V, Parallel Interface 2.5 V to 5.5 V, Parallel Interface |
| AD5379 | 40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5348BRU-REEL | 功能描述:IC DAC 12BIT OCTAL VOUT 38-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線(xiàn)） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5348BRU-REEL7 | 功能描述:IC DAC 12BIT OCTAL VOUT 38-TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-LCC（J 形引線(xiàn)） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD5348BRUZ | 功能描述:IC DAC 12BIT OCTAL VOUT 38-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類(lèi)型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| AD5348BRUZRUZ | 制造商:Analog Devices 功能描述:DAC,AD5348B 12bit 8us octal TSSOP |
| AD534J | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Internally Trimmed Precision IC Multiplier |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。