- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8983 > AD5323BRUZ (Analog Devices Inc)IC DAC 12BIT DUAL R-R 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD5323BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 28/28頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 12BIT DUAL R-R 16-TSSOP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 96 |
| 設(shè)置時間： | 8µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 2.5mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | 125k |
| 產(chǎn)品目錄頁面： | 782 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁
AD5303/AD5313/AD5323
Rev. B | Page 9 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
1
2
3
4
5
6
7
8
LDAC
VDD
VREFB
BUF A
VOUTA
VREFA
CLR
BUF B
16
15
14
13
12
11
10
9
GND
DIN
SCLK
PD
DCEN
VOUTB
SYNC
SDO
AD5303/
AD5313/
AD5323
TOP VIEW
(Not to Scale)
00
47
2-
00
4
Figure 6. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
CLR
Active Low Control Input. Loads all zeros to both input and DAC registers.
2
LDAC
Active Low Control Input. Transfers the contents of the input registers to their respective DAC registers. Pulsing
this pin low allows either or both DAC registers to be updated if the input registers have new data. This allows
the simultaneous update of both DAC outputs.
3
VDD
Power Supply Input. These parts can be operated from 2.5 V to 5.5 V, and the supply should be decoupled to GND.
4
VREFB
Reference Input Pin for DAC B. It may be configured as a buffered or an unbuffered input, depending on the state
of the BUF B pin. It has an input range from 0 V to VDD in unbuffered mode and from 1 V to VDD in buffered mode.
5
VREFA
Reference Input Pin for DAC A. It may be configured as a buffered or an unbuffered input depending on the state
of the BUF A pin. It has an input range from 0 to VDD in unbuffered mode and from 1 V to VDD in buffered mode.
6
VOUTA
Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation.
7
BUF A
Control Pin. Controls whether the reference input for DAC A is unbuffered or buffered. If this pin is tied low, the
reference input is unbuffered. If it is tied high, the reference input is buffered.
8
BUF B
Control Pin. Controls whether the reference input for DAC B is unbuffered or buffered. If this pin is tied low, the
reference input is unbuffered. If it is tied high, the reference input is buffered.
9
DCEN
This pin is used to enable the daisy-chaining option. This should be tied high if the part is being used in a daisy
chain. The pin should be tied low if it is being used in standalone mode.
10
PD
Active Low Control Input. Acts as a hardware power-down option. This pin overrides any software power-down
option. Both DACs go into power-down mode when this pin is tied low. The DAC outputs go into a high
impedance state and the current consumption of the part drops to 200 nA @ 5 V (50 nA @ 3 V).
11
VOUTB
Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation.
12
SYNC
Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it
powers on the SCLK and DIN buffers and enables the input shift register. Data is transferred in on the falling
edges of the following 16 clocks. If SYNC is taken high before the 16th falling edge, the rising edge of SYNC acts
as an interrupt and the write sequence is ignored by the device.
13
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data
can be transferred at rates up to 30 MHz. The SCLK input buffer is powered down after each write cycle.
14
DIN
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling edge of the
serial clock input. The DIN input buffer is powered down after each write cycle.
15
GND
Ground Reference Point for All Circuitry on the Part.
16
SDO
Serial Data Output. Can be used for daisy-chaining a number of these devices together or for reading back the
data in the shift register for diagnostic purposes. The serial data output is valid on the falling edge of the clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SI5338M-A-GM | IC CLK GEN I2C BUS PROG 24QFN |
| AD5453YRMZ | IC DAC 14BIT MULTIPLYING 8-MSOP |
| ICS843156AKILFT | IC CLK GENERATOR 32VFQFP |
| VI-B0P-MY-F4 | CONVERTER MOD DC/DC 13.8V 50W |
| VI-B0P-MY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5323BRUZ | 制造商:Analog Devices 功能描述:D/A CONVERTER (D-A) IC |
| AD5323BRUZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 230 ??A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs |
| AD5323BRUZ-REEL | 功能描述:IC DAC 12BIT DUAL R-R 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD5323BRUZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 V to 5.5 V, 230 ??A, Dual Rail-to-Rail Voltage Output 8-/10-/12-Bit DACs |
| AD5323BRUZ-REEL7 | 功能描述:IC DAC 12BIT DUAL R-R 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標準包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。