VDD 1
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD5274BRMZ-100-RL7
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 2/28闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC RHEOSTAT 5V 50-TP 256 10MSOP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1,000
鎺ョ墖锛� 256
闆婚樆锛堟瓙濮嗭級锛� 100k
闆昏矾鏁�(sh霉)锛� 1
婧害绯绘暩(sh霉)锛� 妯�(bi膩o)婧�(zh菙n)鍊� 5 ppm/°C
瀛樺劜鍣ㄩ鍨嬶細 闈炴槗澶�
鎺ュ彛锛� I²C
闆绘簮闆诲锛� 2.7 V ~ 5.5 V锛�±2.5 V ~ 2.75 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 10-TFSOP锛�10-MSOP锛�0.118"锛�3.00mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 10-MSOP
鍖呰锛� 甯跺嵎 (TR)
AD5272/AD5274
Data Sheet
Rev. D | Page 10 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
VDD 1
VSS
2
A
3
W
4
10
9
8
SCL
ADDR
7
5
EXT_CAP
SDA
6
GND
AD5272/
AD5274
TOP VIEW
(Not to Scale)
RESET
08
07
6-
0
4
Figure 4. MSOP Pin Configuration
ADDR
VDD 1
VSS
2
A
3
W
4
RESET
10
9
8
SCL
7
5
EXT_CAP
SDA
6 GND
NOTES
1. THE EXPOSED PAD IS LEFT FLOATING
OR IS TIED TO VSS.
AD5272/
AD5274
(EXPOSED
PAD)
08
07
6
-04
0
Figure 5. LFCSP Pin Configuration
Table 10. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VDD
Positive Power Supply. Decouple this pin with 0.1 渭F ceramic capacitors and 10 渭F capacitors.
2
A
Terminal A of RDAC. VSS 鈮� VA 鈮� VDD.
3
W
Wiper terminal of RDAC. VSS 鈮� VW 鈮� VDD.
4
VSS
Negative Supply. Connect to 0 V for single-supply applications. Decouple this pin with 0.1 渭F ceramic capacitors
and 10 渭F capacitors.
5
EXT_CAP
External Capacitor. Connect a 1 渭F capacitor between EXT_CAP and VSS. This capacitor must have a voltage
rating of 鈮�7 V.
6
GND
Ground Pin, Logic Ground Reference.
7
RESET
Hardware Reset Pin. Refreshes the RDAC register with the contents of the 50-TP memory register. Factory
default loads midscale until the first 50-TP wiper memory location is programmed. RESET is active low. Tie RESET
to VDD if not used.
8
SDA
Serial Data Line. This is used in conjunction with the SCL line to clock data into or out of the 16-bit input registers. It is
a bidirectional, open-drain data line that should be pulled to the supply with an external pull-up resistor.
9
SCL
Serial Clock Line. This is used in conjunction with the SDA line to clock data into or out of the 16-bit input registers.
10
ADDR
Tristate Address Input. Sets the two least significant bits (Bit A1, Bit A0) of the 7-bit slave address (see Table 11).
EPAD
Exposed Pad
(LFCSP Only)
Leave floating or tie to VSS.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VE-B4V-MY-F4 CONVERTER MOD DC/DC 5.8V 50W
VE-B4V-MY-F3 CONVERTER MOD DC/DC 5.8V 50W
SY89295UMG IC DELAY LINE 1024TAP 32-MLF
AD5271BRMZ-100-RL7 DIGITAL POT 256POS 100K SINGLE
SY89295UTG IC DELAY LINE 1024TAP 32-TQFP
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD5274BRMZ-20 鍔熻兘鎻忚堪:IC DGTL POT 20K 256POS 10MSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 鎺ョ墖:256 闆婚樆锛堟瓙濮嗭級:100k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯�(bi膩o)婧�(zh菙n)鍊� 35 ppm/°C 瀛樺劜鍣ㄩ鍨�:闈炴槗澶� 鎺ュ彛:3 绶氫覆鍙� 闆绘簮闆诲:2.7 V ~ 5.25 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-WDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-TDFN-EP锛�3x3锛� 鍖呰:鍓垏甯� (CT) 鐢�(ch菐n)鍝佺洰閷勯爜闈�:1399 (CN2011-ZH PDF) 鍏跺畠鍚嶇ū:MAX5423ETA+TCT
AD5274BRMZ-20 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:Digital Potentiometer IC
AD5274BRMZ-20-RL7 鍔熻兘鎻忚堪:IC DGTL POT 20K 256POS 10MSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:3,000 绯诲垪:DPP 鎺ョ墖:32 闆婚樆锛堟瓙濮嗭級:10k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯�(bi膩o)婧�(zh菙n)鍊� 300 ppm/°C 瀛樺劜鍣ㄩ鍨�:闈炴槗澶� 鎺ュ彛:3 绶氫覆琛岋紙鑺墖閬告搰锛岄仦澧�锛屽/娓涳級 闆绘簮闆诲:2.5 V ~ 6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-WFDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-TDFN锛�2x3锛� 鍖呰:甯跺嵎 (TR)
AD5280 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:+15V, I2C Compatible Digital Potentiometers
AD5280BRU20 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:Digital Potentiometer 256POS 20KOhm Single 14-Pin TSSOP 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:8-BIT I2C DIG POT - Bulk 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:IC DIGITAL POTENTIOMETER 8-BIT