- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9400 > AD5273BRJZ100-R7 (Analog Devices Inc)IC POT DGTL 1K 64POS SOT23 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5273BRJZ100-R7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/24頁 |
| 文件大小： | 0K |
| 描述： | IC POT DGTL 1K 64POS SOT23 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 接片： | 64 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 300 ppm/°C |
| 存儲(chǔ)器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-8 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-8 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | AD5273BRJZ100-R7DKR |
AD5273
Rev. H | Page 5 of 24
Parameter
Symbol
Test Conditions/Comments
Min
Typ1
Max
Unit
Power Dissipation12
PDISS
VIH = 5 V or VIL = 0 V, VDD = 5 V
0.5
27.5
μW
Power Supply Sensitivity
PSRR
RAB = 1 kΩ
0.3
+0.3
%/%
PSRR
RAB = 10 kΩ, 50 kΩ, 100 kΩ
0.05
+0.05
%/%
DYNAMIC CHARACTERISTICS7, 13, 14
Bandwidth, 3 dB
BW_1 kΩ
RAB = 1 kΩ, code = 0x20
6000
kHz
BW_10 kΩ
RAB = 10 kΩ, code = 0x20
600
kHz
BW_50 kΩ
RAB = 50 kΩ, code = 0x20
110
kHz
BW_100 kΩ
RAB = 100 kΩ, code = 0x20
60
kHz
Total Harmonic Distortion
THDW
VA = 1 V rms, RAB = 1 kΩ, VB = 0 V,
f = 1 kHz
0.05
%
Adjustment Settling Time
tS1
VA = 5 V ± 1 LSB error band,
VB = 0 V, measured at VW
5
μs
Power-Up Settling Time—
After Fuses Blown
tS2
VA = 5 V ± 1 LSB error band,
VB = 0 V, measured at VW, VDD = 5 V
5
μs
Resistor Noise Voltage
eN_WB
RAB = 1 kΩ, f = 1 kHz, code = 0x20
3
nV/√Hz
INTERFACE TIMING CHARACTERISTICS7,14,15
Applies to all parts
SCL Clock Frequency
fSCL
400
kHz
tBUF Bus Free Time Between
Stop and Start
t1
1.3
μs
tHD; STA Hold Time
(Repeated Start)
t2
After this period, the first clock
pulse is generated
0.6
μs
tLOW Low Period of SCL Clock
t3
1.3
μs
tHIGH High Period of SCL Clock
t4
0.6
50
μs
tSU; STA Setup Time for
Start Condition
t5
0.6
μs
tHD; DAT Data Hold Time
t6
0.9
μs
tSU; DAT Data Setup Time
t7
0.1
μs
tF Fall Time of Both SDA and
SCL Signals
t8
0.3
μs
tR Rise Time of Both SDA and
SCL Signals
t9
0.3
μs
tSU; STO Setup Time for Stop Condition
t10
0.6
μs
OTP Program Time
t11
400
ms
1 Typical values represent average readings at 25°C, VDD = 5 V, and VSS = 0 V.
2 Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
3 VAB = VDD, wiper (VW) = no connect.
4 RWB/T = RWA/T. Temperature coefficient is code-dependent; see the Typical Performance Characteristics section.
5 INL and DNL are measured at VW. INL with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VW with the RDAC configured as a
potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating
conditions.
6 The A, B, and W resistor terminals have no limitations on polarity with respect to each other.
7 Guaranteed by design; not subject to production test.
8 The minimum voltage requirement on the VIH is 0.7 × VDD. For example, VIH min = 3.5 V when VDD = 5 V. It is typical for the SCL and SDA resistors to be pulled up to VDD.
However, care must be taken to ensure that the minimum VIH is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors.
9 Different from the operating power supply; the power supply for OTP is used one time only.
10 Different from the operating current; the supply current for OTP lasts approximately 400 ms for the one time it is needed.
11 See Figure 28 for the energy plot during the OTP program.
12 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
13 Bandwidth, noise, and settling time depend on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth.
The highest R value results in the minimum overall power consumption.
14 All dynamic characteristics use VDD = 5 V.
15 See Figure 29 for the location of the measured values.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B21-MY-F4 | CONVERTER MOD DC/DC 12V 50W |
| DS1744W-120+ | IC RTC RAM Y2K 3.3V 120NS 28EDIP |
| VI-B21-MY-F3 | CONVERTER MOD DC/DC 12V 50W |
| DS1744-70+ | IC RTC RAM Y2K 5V 70NS 28-EDIP |
| DS1744WP-120+ | IC RTC RAM Y2K 3.3V 120NS 34-PCM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5273BRJZ10-R2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD5273BRJZ10-R7 | 功能描述:IC DGTL POT 64P 10K OTP SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 35 ppm/°C 存儲(chǔ)器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5273BRJZ1-R2 | 功能描述:IC POT DGTL 1K 64POS SOT23 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):Digi-Key 停止供應(yīng) 圓錐:線性 配置:電位計(jì) 電路數(shù):1 抽頭數(shù):64 電阻（歐姆）:1k 接口:I2C 存儲(chǔ)器類型:OTP 電壓 - 電源:2.7 V ~ 5.5 V 特性:可選地址 容差:±30% 溫度系數(shù)（典型值）:300 ppm/°C 電阻 -?游標(biāo)（歐姆）（典型值）:60 工作溫度:-40°C ~ 105°C 封裝/外殼:SOT-23-8 供應(yīng)商器件封裝:SOT-23-8 標(biāo)準(zhǔn)包裝:250 |
| AD5273BRJZ1-REEL7 | 功能描述:IC POT DGTL 1K 64POS SOT23 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,300 系列:WiperLock™ 接片:257 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 150 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線 SPI（芯片選擇） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-VDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN-EP（3x3） 包裝:帶卷 (TR) |
| AD5273BRJZ50-REEL7 | 功能描述:IC POT DGTL 50K 64POS SOT23 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標(biāo)準(zhǔn)包裝:3,300 系列:WiperLock™ 接片:257 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標(biāo)準(zhǔn)值 150 ppm/°C 存儲(chǔ)器類型:易失 接口:3 線 SPI（芯片選擇） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-VDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-DFN-EP（3x3） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。