- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9297 > AD5270BCPZ-100-RL7 (Analog Devices Inc)IC RHEOSTAT 5V 50-TP 1024 10CSP PDF資料下載
參數(shù)資料
| 型號： | AD5270BCPZ-100-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC RHEOSTAT 5V 50-TP 1024 10CSP |
| 標準包裝： | 1,500 |
| 接片： | 1024 |
| 電阻（歐姆）： | 100k |
| 電路數(shù)： | 1 |
| 溫度系數(shù)： | 標準值 5 ppm/°C |
| 存儲器類型： | 非易失 |
| 接口： | 4 線串行 |
| 電源電壓： | 2.7 V ~ 5.5 V，±2.5 V ~ 2.75 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-WFDFN 裸露焊盤，CSP |
| 供應商設備封裝： | 10-LFCSP-WD（3x3） |
| 包裝： | 帶卷 (TR) |
AD5270/AD5271
Data Sheet
Rev. F | Page 22 of 24
PROGRAMMING THE VARIABLE RESISTOR
Rheostat Operation—1% Resistor Tolerance
The nominal resistance between Terminal W and Terminal A, RWA,
is 20 kΩ, 50 kΩ, or 100 kΩ and has 1024-/256-tap points accessed
by the wiper terminal. The 10-/8-bit data in the RDAC latch is
decoded to select one of the 1024 or 256 possible wiper settings.
The AD5270 and AD5271 contain an internal ±1% resistor
tolerance calibration feature that can be disabled or enabled,
enabled by default, or by programming Bit C2 of the control
register (see Table 13 and Table 14).
The digitally programmed output resistance between the W
terminal and the A terminal, RWA, is calibrated to give a
maximum of ±1% absolute resistance error over both the full
supply and temperature ranges. As a result, the general
equations for determining the digitally programmed output
resistance between the W terminal and the A terminal are the
following:
For the AD5270
WA
R
D
R
1024
)
(
(1)
For the AD5271
WA
R
D
R
256
)
(
(2)
where:
D
is the decimal equivalent of the binary code loaded in the
10-/8-bit RDAC register.
RWA
is the end-to-end resistance.
In the zero-scale condition, a finite total wiper resistance of
120 Ω is present. Regardless of which setting the part is oper-
ating in, take care to limit the current between Terminal A to
Terminal W to the maximum continuous current of ±3 mA or
a pulse current specified in Table 8. Otherwise, degradation or
possible destruction of the internal switch contact can occur.
EXT_CAP CAPACITOR
A 1 μF capacitor to VSS must be connected to the EXT_CAP
pin, as shown in Figure 46, on power-up and throughout the
operation of the AD5270/AD5271.
AD5270/
AD5271
50_OTP
MEMORY
BLOCK
EXT_CAP
C1
1F
VSS
08
077
-00
8
Figure 46. EXT_CAP Hardware Setup
TERMINAL VOLTAGE OPERATING RANGE
The positive VDD and negative VSS power supplies of the
AD5270/AD5271 define the boundary conditions for proper
2-terminal digital resistor operation. Supply signals present on
Terminal A and Terminal W that exceed VDD or VSS are clamped
by the internal forward-biased diodes, see Figure 47.
VSS
VDD
A
W
08
077
-00
9
Figure 47. Maximum Terminal Voltages Set by VDD and VSS
The ground pins of the AD5270/AD5271 devices are primarily
used as digital ground references. To minimize the digital ground
bounce, join the AD5270/AD5271 ground terminal remotely
to the common ground. The digital input control signals to the
AD5270/AD5271 must be referenced to the device ground pin
(GND), and must satisfy the logic level defined in the
Specifications section. An internal level shift circuit ensures that
the common-mode voltage range of the three terminals extends
from VSS to VDD, regardless of the digital input level.
POWER-UP SEQUENCE
Because there are diodes to limit the voltage compliance at
Terminal A and Terminal W (see Figure 47), it is important to
power VDD/VSS first before applying any voltage to Terminal A
and Terminal W; otherwise, the diode is forward-biased such
that VDD/VSS are powered unintentionally. The ideal power-up
sequence is VSS, GND, VDD, digital inputs, VA, and VW. The
order of powering VA, VW, and the digital inputs is not
important as long as they are powered after VDD/VSS.
As soon as VDD is powered, the power-on preset activates which
first sets the RDAC to midscale and then restores the last pro-
grammed 50-TP value to the RDAC register.
相關PDF資料 |
PDF描述 |
|---|---|
| AD5270BCPZ-20-RL7 | IC RHEOSTAT 5V 50-TP 1024 10CSP |
| MC100EP196BFAR2G | IC DELAY LINE 1024TAP 32-LQFP |
| MC100EP195BFAR2G | IC DELAY LINE 1024TAP 32-LQFP |
| MC10E196FNG | IC DELAY LINE 128TAP 28-PLCC |
| AD5241BRZ1M | IC DGTL POT 256POS 14-SOIC |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5270BCPZ-20-RL7 | 功能描述:IC RHEOSTAT 5V 50-TP 1024 10CSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5270BRMZ-100 | 功能描述:IC RHEOSTAT 5V 50TP 1024 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5270BRMZ-100-RL7 | 功能描述:IC RHEOSTAT 5V 50TP 1024 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 標準包裝:3,000 系列:DPP 接片:32 電阻（歐姆）:10k 電路數(shù):1 溫度系數(shù):標準值 300 ppm/°C 存儲器類型:非易失 接口:3 線串行（芯片選擇，遞增，增/減） 電源電壓:2.5 V ~ 6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WFDFN 裸露焊盤 供應商設備封裝:8-TDFN（2x3） 包裝:帶卷 (TR) |
| AD5270BRMZ-20 | 功能描述:IC DGTL POT 20K 1024POS 10MSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 接片:256 電阻（歐姆）:100k 電路數(shù):1 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:非易失 接口:3 線串口 電源電壓:2.7 V ~ 5.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN-EP（3x3） 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1399 (CN2011-ZH PDF) 其它名稱:MAX5423ETA+TCT |
| AD5270BRMZ-20 | 制造商:Analog Devices 功能描述:Digital Potentiometer IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。