DRWB (DEC) ( ) Output State 255 10006 Full-Scale (R
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD5207BRUZ50
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 3/16闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC DGTL POT 256POS 50K 14TSSOP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 96
鎺ョ墖锛� 256
闆婚樆锛堟瓙濮嗭級锛� 50k
闆昏矾鏁�(sh霉)锛� 2
婧害绯绘暩(sh霉)锛� 妯�(bi膩o)婧�(zh菙n)鍊� 500 ppm/°C
瀛樺劜鍣ㄩ鍨嬶細 鏄撳け
鎺ュ彛锛� 4 绶� SPI锛堣姱鐗囬伕鎿囷級
闆绘簮闆诲锛� 2.7 V ~ 5.5 V锛�±2.2 V ~ 2.7 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 14-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 14-TSSOP
鍖呰锛� 绠′欢
REV. 0
AD5207
鈥�11鈥�
Table IV.
DRWB
(DEC)
( )
Output State
255
10006
Full-Scale (RAB 鈥� 1 LSB + RW)
128
5045
Midscale
184
1 LSB
0
45
Zero-Scale (Wiper Contact Resistance)
Note that in the zero-scale condition a finite wiper resistance of
45
is present. Care should be taken to limit the current flow
between W and B in this state to a maximum current of no more
than 5 mA. Otherwise, degradation or possibly destruction of
the internal switch contacts can occur.
Similar to the mechanical potentiometer, the resistance of the
RDAC between the wiper W and Terminal A also produces a
digitally controlled resistance RWA. When these terminals are used,
the B Terminal should be let open or tied to the wiper terminal.
Setting the resistance value for RWA starts at a maximum value
of resistance and decreases as the data loaded in the latch is
increased in value. The general equation for this operation is:
RD
D
RR
WA
AB
W
() =脳
+
256
鈥�
(2)
For example, when RAB = 10 k
, B terminal is either open or
tied to W, the following output resistance, RWA, will be set for
the following RDAC latch codes.
Table V.
DRWA
(DEC)
( )
Output State
255
84
Full-Scale (RAB/256 + RW)
128
5045
Midscale
1
10006
1 LSB
0
10045
Zero-Scale
The typical distribution of RAB from channel to channel matches
within
卤1%. Device-to-device matching is process-lot depen-
dent and is possible to have
卤30% variation. The change in RAB
with temperature has a 500 ppm/
掳C temperature coefficient.
PROGRAMMING THE POTENTIOMETER DIVIDER
Voltage Output Operation
The digital potentiometer easily generates an output voltage
proportional to the input voltage. Let鈥檚 ignore the effect of
the wiper resistance for the moment. For example, when con-
necting A Terminal to 5 V and B Terminal to ground, it produces
a programmable output voltage at the wiper starting at zero
volts up to 1 LSB less than 5 V. Each LSB of voltage is equal
to the voltage applied across terminal AB divided by the 256
position of the potentiometer divider. Since AD5207 is capable
for dual supplies, the general equation defining the output volt-
age with respect to ground for any given input voltage applied to
terminals AB is:
VD
D
V
D
V
WA
B
() =+
256
(3)
Operation of the digital potentiometer in the divider mode
results in more accurate operation over temperature. Unlike the
rheostat mode, the output voltage is dependent on the ratio of
RWA and RWB and not the absolute values; therefore, the drift
reduces to 15 ppm/
掳C. There is no voltage polarity constraint
between Terminals A, B, and W as long as the terminal voltage
stays within VSS < VTERM < VDD.
RDAC CIRCUIT SIMULATION MODEL
The internal parasitic capacitances and the external capacitive
loads dominate the ac characteristics of the RDACs. Config-
ured as a potentiometer divider the 鈥�3 dB bandwidth of the
AD5207BRU10 (10 k
resistor) measures 600 kHz at half
scale. TPC 16 provides the large signal BODE plot characteris-
tics of the three available resistor versions 10 k
and 50 k.
The gain flatness versus frequency graph, TPC 16, predicts
filter applications performance. A parasitic simulation model has
been developed and is shown in Figure 9. Listing I provides a
macro model net list for the 10 k
RDAC:
CW
70pF
CB
CA
B
A
RDAC
10k
W
CB = 45pF
CA = 45pF
Figure 9. RDAC Circuit Simulation Model for RDAC = 10 k
Listing I. Macro Model Net List for RDAC
.PARAM D=255, RDAC=10E3
*
.SUBCKT DPOT (A,W)
*
CA A 0 45E-12
RAW A W {(1-D/256)
*RDAC+50}
CW W 0 70E-12
RBW W B {D/256
*RDAC+50}
CB B 0 45E-12
*
.ENDS DPOT
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
AD5207BRUZ10 IC DGTL POT DUAL 10K 14-TSSOP
AD5207BRUZ100 IC DGTL POT DUAL 256POS 14-TSSOP
AD5241BRUZ10-R7 IC DGTL POT 256POS 10K 14TSSOP
AD5241BRZ10 IC POT DGTL SGL 256POS 14-SOIC
VE-23R-MY-F2 CONVERTER MOD DC/DC 7.5V 50W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD5207BRUZ50-RL7 鍔熻兘鎻忚堪:IC DGTL POT DUAL 50K 14-TSSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:3,000 绯诲垪:DPP 鎺ョ墖:32 闆婚樆锛堟瓙濮嗭級:10k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯�(bi膩o)婧�(zh菙n)鍊� 300 ppm/°C 瀛樺劜鍣ㄩ鍨�:闈炴槗澶� 鎺ュ彛:3 绶氫覆琛岋紙鑺墖閬告搰锛岄仦澧烇紝澧�/娓涳級 闆绘簮闆诲:2.5 V ~ 6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-WFDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-TDFN锛�2x3锛� 鍖呰:甯跺嵎 (TR)
AD521 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:Integrated Circuit Precision Instrumentation Amplifier
AD521-.2 鍒堕€犲晢:Assmann Electronics Inc 鍔熻兘鎻忚堪:
AD5210 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:12 BIT SUCCESSIVE APPROXIMATION HIGH ACCURACY A/D CONVERTERS
AD521-00E 鍔熻兘鎻忚堪:SENSOR MAG SW 20G CROS AX 8-MSOP 鍒堕€犲晢:nve corp/sensor products 绯诲垪:AD 鍖呰:绠′欢 闆朵欢鐙€鎱�(t脿i):鏈夋晥 鍔熻兘:鍏ㄦサ闁嬮棞(gu膩n) 鎶€琛�(sh霉):闇嶇埦鏁堟噳(y墨ng) 妤靛寲:浠绘剰涓€绋� 鎰熸噳(y墨ng)鑼冨湇:卤2.5mT 璺抽枠锛屄�1.1mT 閲嬫斁 娓│姊濅欢:-40掳C ~ 125掳C 闆诲 - 闆绘簮:4.5 V ~ 30 V 闆绘祦 - 闆绘簮锛堟渶澶у€硷級:4.5mA 闆绘祦 - 杓稿嚭锛堟渶澶у€硷級:20mA 杓稿嚭椤炲瀷:闁嬭矾闆嗛浕妤� 鐗规€�:- 宸ヤ綔婧害:-40掳C ~ 125掳C锛圱A锛� 灏佽/澶栨:8-TSSOP锛�8-MSOP锛�0.118"锛�3.00mm 瀵級 渚涙噳(y墨ng)鍟嗗櫒浠跺皝瑁�:8-MSOP 妯�(bi膩o)婧�(zh菙n)鍖呰:1,000