RS A W B SD BIT 04 10 4- 0" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� AD5170BRMZ2.5-RL7
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 8/24闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC DGTL POT 256POS 2.5K 10MSOP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1,000
鎺ョ墖锛� 256
闆婚樆锛堟瓙濮嗭級锛� 2.5k
闆昏矾鏁�(sh霉)锛� 1
婧害绯绘暩(sh霉)锛� 妯�(bi膩o)婧�(zh菙n)鍊� 35 ppm/°C
瀛樺劜(ch菙)鍣ㄩ鍨嬶細 鏄撳け
鎺ュ彛锛� I²C锛�2 绶氫覆鍙�
闆绘簮闆诲锛� 2.7 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 125°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 10-TFSOP锛�10-MSOP锛�0.118"锛�3.00mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 10-MSOP
鍖呰锛� 甯跺嵎 (TR)
AD5170
Rev. G | Page 16 of 24
D5
D4
D3
D7
D6
D2
D1
D0
RDAC
LATCH
AND
DECODER
RS
A
W
B
SD BIT
04
10
4-
0
34
Figure 35. Equivalent RDAC Circuit
The general equation that determines the digitally programmed
output resistance between Terminal W and Terminal B is
W
AB
WB
R
D
(D)
R
+
=
2
256
(1)
where:
D
is the decimal equivalent of the binary code loaded in the
8-bit RDAC register.
RAB
is the end-to-end resistance.
RW
is the wiper resistance contributed by the on resistance of
the internal switch.
In summary, if RAB = 10 k惟 and Terminal A is open-circuited,
the output resistance, RWB, is set for the RDAC latch codes, as
shown in Table 7.
Table 7. Codes and Corresponding RWB Resistance
D (Dec)
RWB (惟)
Output State
255
9961
Full scale (RAB 1 LSB + RW)
128
5060
Midscale
1
139
1 LSB
0
100
Zero scale (wiper contact resistance)
Note that in the zero-scale condition, a finite wiper resistance of
100 惟 is present. Care should be taken to limit the current flow
between Terminal W and Terminal B in this state to a maximum
pulse current of no more than 20 mA. Otherwise, degradation
or possible destruction of the internal switch contact can occur.
Similar to the mechanical potentiometer, the resistance of the
RDAC between the wiper (Terminal W) and Terminal A also
produces a digitally controlled, complementary resistance, RWA.
When these terminals are used, Terminal B can be opened.
Setting the resistance value for RWA starts at a maximum value
of resistance and decreases as the data loaded in the latch
increases in value. The general equation for this operation is
W
AB
WA
R
D
(D)
R
+
=
2
256
鈥�
256
(2)
For RAB = 10 k惟 and Terminal B open circuited, Table 8 shows
some examples of the output resistance (RWA) vs. the RDAC
latch codes.
Table 8. Codes and Corresponding RWA Resistance
D (Dec)
RWA (惟)
Output State
255
139
Full scale
128
5060
Midscale
1
9961
1 LSB
0
10,060
Zero scale
Typical device-to-device matching is process-lot dependent
and can vary by up to 卤30%. Because the resistance element is
processed using thin film technology, the change in RAB with
temperature has a very low 35 ppm/掳C temperature coefficient.
PROGRAMMING THE POTENTIOMETER DIVIDER鈥�
VOLTAGE OUTPUT OPERATION
The digital potentiometer easily generates a voltage divider at
wiper to B and wiper to A proportional to the input voltage at
A to B. Unlike the polarity of VDD to GND, which must be
positive, voltage across A to B, W to A, and W to B can be at
either polarity.
A
W
B
VI
VO
0
41
04
-0
35
Figure 36. Potentiometer Mode Configuration
If ignoring the effect of the wiper resistance for approximation,
connecting Terminal A to 5 V and Terminal B to ground pro-
duces an output voltage at the wiper to B starting at 0 V up to
1 LSB less than 5 V. Each LSB of voltage is equal to the voltage
applied across Terminal A and Terminal B divided by the 256
positions of the potentiometer divider. The general equation
defining the output voltage at VW with respect to ground for any
valid input voltage applied to Terminal A and Terminal B is
B
A
W
V
D
V
D
V
256
)
(
+
=
(3)
For a more accurate calculation, which includes the effect of
wiper resistance, VW, the following equation can be used:
B
AB
WA
A
AB
WB
W
V
R
D
R
V
R
D
R
D
V
)
(
)
(
)
(
+
=
(4)
Operation of the digital potentiometer in divider mode results
in a more accurate operation over temperature. Unlike rheostat
mode, the output voltage is dependent mainly on the ratio of
the internal resistors, RWA and RWB, and not the absolute values.
Therefore, the temperature drift reduces to 15 ppm/掳C.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MS27499E16F55SA CONN RCPT 55POS BOX MNT W/SCKT
MS27468P17B6P CONN RCPT 6POS JAM NUT W/PINS
LTC6994CDCB-1#TRMPBF IC DELAY LINE 6-DFN
AD5170BRMZ100-RL7 IC DGTL POT 256POS 100K 10MSOP
LTC6994CS6-2#TRMPBF IC DELAY LINE TSOT-23-6
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD5170BRMZ50 鍔熻兘鎻忚堪:IC POT DGTL 50K 256POS 10-MSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:3,300 绯诲垪:WiperLock™ 鎺ョ墖:257 闆婚樆锛堟瓙濮嗭級:100k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯�(bi膩o)婧�(zh菙n)鍊� 150 ppm/°C 瀛樺劜(ch菙)鍣ㄩ鍨�:鏄撳け 鎺ュ彛:3 绶� SPI锛堣姱鐗囬伕鎿囷級 闆绘簮闆诲:1.8 V ~ 5.5 V 宸ヤ綔婧害:-40°C ~ 125°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-VDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-DFN-EP锛�3x3锛� 鍖呰:甯跺嵎 (TR)
AD5170BRMZ50-RL7 鍔熻兘鎻忚堪:IC DGTL POT 256POS 50K 10MSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯�(bi膩o)婧�(zh菙n)鍖呰:3,000 绯诲垪:DPP 鎺ョ墖:32 闆婚樆锛堟瓙濮嗭級:10k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯�(bi膩o)婧�(zh菙n)鍊� 300 ppm/°C 瀛樺劜(ch菙)鍣ㄩ鍨�:闈炴槗澶� 鎺ュ彛:3 绶氫覆琛岋紙鑺墖閬告搰锛岄仦澧�锛屽/娓涳級 闆绘簮闆诲:2.5 V ~ 6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-WFDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-TDFN锛�2x3锛� 鍖呰:甯跺嵎 (TR)
AD5170EVAL 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:DEV TOOLS 256-POSITION TWO-TIME PROGRAMMABLE I2C DGTL POTENT - Bulk
AD5171 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:64-Position OTP Digital Potentiometer
AD5171BRJ10 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:DGTL POTENTIOMETER 64POS 10KOHM SGL 8PIN SOT-23 - Bulk