- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1889 > AD5065ARUZ (Analog Devices Inc)IC DAC 16BIT SPI 14TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5065ARUZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 13/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT SPI 14TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | nanoDAC™ |
| 設(shè)置時(shí)間： | 10.7µS |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 2 電壓，雙極 |
| 采樣率（每秒）： | * |
| 產(chǎn)品目錄頁(yè)面： | 781 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD5025/AD5045/AD5065
Rev. 0 | Page 20 of 28
POWER-ON RESET AND SOFTWARE RESET
The AD5025/AD5045/AD5065 contain a power-on reset (POR)
circuit that controls the output voltage during power-up. By
connecting the POR pin low, the AD5025/AD5045/AD5065
output powers up to zero scale. Note that this is outside the
linear region of the DAC; by connecting the POR pin high, the
AD5025/AD5045/AD5065 output powers up to midscale. The
output remains powered up at this level until a valid write
sequence is made to the DAC. This is useful in applications
where it is important to know the state of the output of the DAC
while it is in the process of powering up. There is also a software
executable reset function that resets the DAC to the power-on
reset code selected by the POR pin. Command 0111 is reserved
for this reset function (see Table 8).
POWER-DOWN MODES
The AD5025/AD5045/AD5065 contain four separate modes
of operation. Command 0100 is reserved for the power-down
function (see Table 8). These modes are software-programmable
by setting two bits, Bit DB9 and Bit DB8, in the input register (see
Table 12). Table 11 shows how the state of the bits corresponds
to the mode of operation of the device.
Table 11. Modes of Operation
DB9
DB8
Operating Mode
0
Normal operation, power-down modes
0
1
1 kΩ to GND
1
0
100 kΩ to GND
1
Three-state
When both Bit DB9 and Bit DB8 in the input register are set to 0,
the part works normally with its normal power consumption of
2.2 mA at 5 V. However, for the three power-down modes, the
supply current falls to 0.4 μV at 5 V. Not only does the supply
current fall, but the output stage is also internally switched from
the output of the amplifier to a resistor network of known values.
This has the advantage that the output impedance of the part is
known while the part is in power-down mode. There are three
different options. The output is connected internally to GND
through either a 1 kΩ or a 100 kΩ resistor, or it is left open-
circuited (three-state). The output stage is illustrated in Figure 45.
RESISTOR
NETWORK
VOUT
DAC
POWER-DOWN
CIRCUITRY
AMPLIFIER
06
84
4-
01
1
Figure 45. Output Stage During Power-Down
The bias generator, output amplifier, resistor string, and other
associated linear circuitry are shut down when the power-down
mode is activated. However, the contents of the DAC register are
unaffected when in power-down. The time to exit power-down
Either or both DACs (DAC A and DAC B) can be powered down
to the selected mode by setting the corresponding bits (DB3 and
DB0) to 1. See Table 12 for the contents of the input register
during power-down/power-up operation.
Any combination of DACs can be powered up by setting PD1 = 0
and PD0 = 0 (normal operation). The output powers up to the
value in the input register (LDAC low) or to the value in the
DAC register before powering down (LDAC high).
Table 12. 32-Bit Input Register Contents for Power-Up/Power-Down Function
MSB
LSB
DB31
to
DB28
DB27
DB26
DB25
DB24
DB23
DB22
DB21
DB20
DB10
to
DB19
DB9
DB8
DB4
to
DB7
DB3
DB2
DB1
DB0
X
0
1
0
X
PD1
PD0
X
DAC
B
DAC
B
DAC
A
DAC A
Don’t
cares
Command bits (C2 to C0)
Address bits (A3 to A0)—don’t
cares
Don’t
cares
Power-down
mode
Don’t
cares
Power-down/power-up channel
selection—set bits to 1 to select
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5066BRUZ-REEL7 | IC DAC 16BIT 2.7-5.5V QD 16TSSOP |
| AD5110BCPZ80-RL7 | IC DGTL POT 128POS 80K 8LFCSP |
| AD5111BCPZ10-500R7 | IC DGTL POT 128POS 10K 8LFCSP |
| AD5116BCPZ80-500R7 | IC DGTL POT 64POS 80K 8LFCSP |
| AD5160BRJ50-R2 | IC POT DGTL 50K 256POS SOT23-8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5065ARUZ-REEL7 | 功能描述:IC DAC 16BIT SPI 14-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD5065BRUZ | 功能描述:IC DAC DUAL 16BIT SPI 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5065BRUZ-1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP |
| AD5065BRUZ-1REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Fully Accurate 12-/14-/16-Bit VOUT DAC SPI Interface 2.7 V to 5.5 V in a TSSOP |
| AD5065BRUZ-REEL7 | 功能描述:IC DAC DUAL 16BIT SPI 14TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。