- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9503 > AD2S1210DSTZ (Analog Devices Inc)IC CONV R/D VAR RES OSC 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD2S1210DSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONV R/D VAR RES OSC 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | R/D 轉(zhuǎn)換器 |
| 分辨率（位）： | 10，12，14，16 b |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 790 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD2S1210
Rev. A | Page 25 of 36
Clearing the Fault Register
The LOT pin and/or the DOS pin of the AD2S1210 are taken
low to indicate that a fault has been detected. The AD2S1210 is
capable of detecting eight separate fault conditions. To determine
which condition triggered the fault indication, the user is required
to enter configuration mode and read the fault register. To reset
the fault indicators, an additional SAMPLE pulse is required.
This ensures that any faults that may occur between the initial
sampling and subsequent reading of the fault register are captured.
Therefore, to read and clear the fault register, the following
sequence of events is required:
1.
A high-to-low transition of the SAMPLE input.
2.
The SAMPLE input should be held low for t16 ns and then
can be returned high.
3.
The AD2S1210 should be put into configuration mode,
that is, A0 and A1 are both set to logic high.
4.
The fault register should be read as described in the
section.
5.
A second high-to-low transition of the SAMPLE input
clears the fault indications on the DOS and/or LOT pins.
6.
Note that in the event of a persistent fault, the fault indica-
tors are reasserted within the specified fault time latency.
Figure 31 shows the timing specifications to follow when
clearing the fault register.
Note that the last valid register address written to the AD2S1210
prior to exiting configuration mode is again valid when reentering
configuration mode. It is therefore recommended that when
initial configuration of the AD2S1210 is complete, the fault address
should be written to the AD2S1210 before leaving configuration
mode. This simplifies the reading and clearing of the fault register
in normal operation because it is now possible to access the
position, velocity, and fault information by toggling the A0 and
A1 pins without requiring additional register addressing.
fCLKIN
t1
t8
t1
t3
t4
t2
t6
t7
t9
t5
t2
CLKIN
A0, A1
CS
WR
DB0 TO DB7
ADDRESS
DATA
NOTES
1.
2. RD SHOULD BE HELD HIGH WHEN WRITING TO THE AD2S1210.
DON’T CARE.
07
46
7-
0
27
Figure 28. Parallel Port Write Timing—Configuration Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7581JNZ | IC DAS 8BIT 8CH 5V 28DIP |
| AD7890BRZ-2 | IC DAS 12BIT 8CH 24-SOIC |
| VI-2T1-MY-S | CONVERTER MOD DC/DC 12V 50W |
| LTC1287CCN8#PBF | IC DATA ACQ SYS 12BIT 3V 8-DIP |
| LTC1287CCN8 | IC DATA ACQ SYS 12BIT 3V 8-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD2S1210DSTZ | 制造商:Analog Devices 功能描述:IC, ADC, 16BIT, PARALLEL, SERIAL, LQFP-4 |
| AD2S1210SST-EP-RL7 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 10-16 Bit R/D Cnvtr w/Ref Oscilltr RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD2S1210SSTZ-EPRL7 | 功能描述:IC CONV R/D VAR REF OSC 48LQFP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:500 |
| AD2S1210WDSTZ | 制造商:Analog Devices 功能描述: |
| AD2S1210WDSTZRL7 | 功能描述:IC CONV R/D VAR REF OSC 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Basics 標(biāo)準(zhǔn)包裝:1 系列:- 類型:電機(jī)控制 分辨率（位）:12 b 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，并聯(lián) 電壓電源:單電源 電源電壓:2.7 V ~ 3.6 V，4.5 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:100-TQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:剪切帶 (CT) 其它名稱:296-18373-1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。