- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9517 > AD2S1205WSTZ (Analog Devices Inc)IC CONV R/D 12BIT W/OSC 44-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD2S1205WSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONV R/D 12BIT W/OSC 44-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | R/D 轉(zhuǎn)換器 |
| 分辨率（位）： | 12 b |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-LQFP（7x7） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 790 (CN2011-ZH PDF) |
AD2S1205
Rev. A | Page 12 of 20
A separate screened twisted pair cable is recommended for
analog inputs Sin/SinLO and Cos/CosLO. The screens should
terminate to either REFOUT or AGND.
06
33
9
-00
5
DVDD
5V
1
2
3
4
5
6
7
8
9
10
11
RESET
33
32
31
30
29
28
27
26
25
24
DGND
8.192
MHz
20pF
4.7
μF
10nF
23
12
13
14
15
DG
ND
16
DV
DD
17
18
19
20
21
22
44
RE
F
BY
P
43
AG
ND
42
Co
s
41
Co
sL
O
40
AV
DD
39
Si
n
L
O
38
Si
n
37
AG
ND
36
35
EX
C
34
AD2S1205
EX
C
10
μF
10nF
5V
S2
S4
4.7
μF
10nF
S3
S1
5V
BUFFER
CIRCUIT
BUFFER
CIRCUIT
R2
R1
68k
68k
Figure 5. Connecting the AD2S1205 to a Resolver
0
633
9-
0
17
C1
R2
R1
12V
5V
EXC/EXC
(VIN)
(VREF)
VOUT
AD8662
Figure 6. Buffer Circuit
CLOCK REQUIREMENTS
To achieve the specified dynamic performance, an external crystal
is recommended at the CLKIN and XTALOUT pins. The position
and velocity accuracy are guaranteed for a frequency range of
8.192 MHz ± 25%. However, the velocity outputs are scaled in
proportion to the clock frequency so that if the clock is 25%
greater than the nominal, the full-scale velocity is 25% greater than
nominal. The maximum tracking rate, tracking loop bandwidth,
and excitation frequency also vary with the clock frequency.
ABSOLUTE POSITION AND VELOCITY OUTPUT
The angular position and velocity are represented by binary data
and can be extracted via either a 12-bit parallel interface or a
3-wire serial interface that operates at clock rates of up to 25 MHz.
SOE Input
The serial output enable pin (SOE) is held high to enable the
parallel interface and low to enable the serial interface. In the
latter case, Pin DB0 to Pin DB9 are placed into a high impedance
state while DB11 is the serial output (SO) and DB10 is the serial
clock input (SCLK).
Data Format
The angular position data represents the absolute position of
the resolver shaft as a 12-bit unsigned binary word. The angular
velocity data is a 12-bit twos complement word, representing
the velocity of the resolver shaft rotating in either a clockwise
or counterclockwise direction.
PARALLEL INTERFACE
The angular position and velocity are available on the AD2S1205
in two 12-bit registers, accessed via the 12-bit parallel port. The
parallel interface is selected by holding the SOE pin high. Data
is transferred from the velocity and position integrators to the
position and velocity registers, respectively, after a high-to-low
transition on the SAMPLE pin. The RDVEL pin selects whether
data from the position or velocity register is transferred to the
output register. The CS pin must be held low to transfer data
from the selected register to the output register. Finally, the RD
input is used to read the data from the output register and to
enable the output buffer. The timing requirements for the read
cycle are shown in
.
SAMPLE Input
Data is transferred from the position and velocity integrators to
the position and velocity registers, respectively, after a high-to-
low transition on the SAMPLE signal. This pin must be held
low for at least t1 to guarantee correct latching of the data. RD
should not be pulled low before this time because data will not
be ready. The converter continues to operate during the read
process. A rising edge of SAMPLE resets the internal registers
that contain the minimum and maximum magnitude of the
monitor signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-25Z-MX-S | CONVERTER MOD DC/DC 2V 30W |
| CS3106A-36-54S | CONN PLUG 39POS STRAIGHT W/SCKT |
| VI-B14-IU-S | CONVERTER MOD DC/DC 48V 200W |
| VE-B1H-IU-S | CONVERTER MOD DC/DC 52V 200W |
| VE-25Z-MW-S | CONVERTER MOD DC/DC 2V 40W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD2S1205YSTZ | 功能描述:IC ADC R/D 12BIT W/OSC 44-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD2S1210 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Variable Resolution, 10-Bit to 16-Bit R/D Converter with Reference Oscillator |
| AD2S1210ASTZ | 功能描述:IC CONV R/D 10-16BIT 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD2S1210ASTZ-RL7 | 功能描述:IC CONV R/D 10-16BIT OSC 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
| AD2S1210BSTZ | 功能描述:IC CONV R/D 10-16BIT 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - ADCs/DAC - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 類型:數(shù)據(jù)采集系統(tǒng)（DAS） 分辨率（位）:16 b 采樣率（每秒）:21.94k 數(shù)據(jù)接口:MICROWIRE?，QSPI?，串行，SPI? 電壓電源:模擬和數(shù)字 電源電壓:1.8 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:40-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:40-TQFN-EP（6x6） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。