- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10965 > AD1970JSTZRL (Analog Devices Inc)IC ENCODER BTSC W/CODEC 48-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD1970JSTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER BTSC W/CODEC 48-LQFP |
| 產(chǎn)品變化通告： | AD1970 Discontinuation 04/Apr/2012 |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | 音頻編碼器 |
| 應(yīng)用： | 機頂盒，視頻播放器，錄音機 |
| 電壓 - 電源，模擬： | 3 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 3 V ~ 3.6 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
AD1970
Rev. 0 | Page 8 of 20
Pin No.
Pin Name
Input/Output
Description
18
VIN_IAMPR
IN
Negative input of internal op amp for right channel input amplifier.
19
CAPLP
I/O
ADC Filter Capacitor Connection (positive left-channel input to modulator). A 1 nF
capacitor should be placed between this pin and analog ground.
20
CAPLN
I/O
ADC Filter Capacitor Connection (negative left-channel input to modulator). A 1 nF
capacitor should be placed between this pin and analog ground.
21
CAPRP
I/O
ADC Filter Capacitor Connection (positive right-channel input to modulator). A 1 nF
capacitor should be placed between this pin and analog ground.
22
CAPRN
I/O
ADC Filter Capacitor Connection (negative right-channel input to modulator). A 1 nF
capacitor should be placed between this pin and analog ground.
23
PVDD
PLL Power. 3.3 V nominal. Bypass capacitors should be placed close to this pin and
connected directly to the PLL ground.
24
PLL_LF
PLL Loop Filter Connection.
25
PGND
PLL Ground. Connect to DGND.
26
VID_IN
IN
Composite Video Input. Composite video signal input to the sync separator. The sync
output is connected to a PLL that generates the clocks for the AD1970. This pin has an
input impedance of 2 k.
27
NC
No Connect.
28
PLL_MODE0
IN
PLL Mode Select Pin 0. The setting of these pins indicates the source and frequency of the
input clock to generate the internal MCLK for the AD1970.
29
PLL_MODE1
IN
PLL Mode Select Pin 1. The setting of these pins indicates the source and frequency of the
input clock to generate the internal MCLK for the AD1970.
30
MCLK
IN
Master Clock Input. This input is used to generate the internal master clock if it is not
derived from the composite video signal on VID_IN. The master clock frequency must be
either fs or 256 × fs, where fs is the input sampling frequency. The PLL_CTRLx pins should
be set to accept the appropriate MCLK input frequency.
31
VID_PRES
OUT
Video Present Flag. A high logic level on this pin indicates that a valid composite video
signal is present on the VID_IN pin. Open-drain output.
32
XOUT
OUT
Crystal Oscillator Output. This pin is the output of the on-board oscillator and should be
connected to one side of a crystal.
33
XIN
IN
Crystal Oscillator Input. This pin is the input to the on-board oscillator and should be
connected to one side of a crystal.
34
GPIO0
IN/OUT
General Purpose I/O 0. This pin can be set to be either a static input or output, with levels
and direction controlled through the I2C port.
35
GPIO1
IN/OUT
General Purpose I/O 1. This pin can be set to be either a static input or output, with levels
and direction controlled through the I2C port.
36
DGND
Digital Ground.
37
DVDD
Digital Power.
38
GPIO2
IN/OUT
General Purpose I/O 2. This pin can be set to be either a static input or output, with levels
and direction controlled through the I2C port.
39
GPIO3
IN/OUT
General Purpose I/O 3. This pin can be set to be either a static input or output, with levels
and direction controlled through the I2C port.
40
SDATA
IN/OUT
Serial Data Input/Output (Before BTSC Encoding). Digital input to the BTSC encoder or
output of the ADC. The serial format is selected by writing to Bits 3:2 of Control Register 1.
41
BCLK
IN/OUT
Bit Clock Input/Output. Serial bit clock for clocking in the serial data. The interpretation of
BCLK changes according to the serial mode, which is set by writing to the control
registers.
42
LRCLK
IN/OUT
Left/Right Clock Input/Output. Left/right clock for framing the serial input data. The
interpretation of the LRCLK changes according to the serial mode, set by writing to the
control registers.
43
DIG_IN_EN
IN
Digital Input Enable (active high).
44
SDA
IN/OUT
I2C Serial Data Input/Output.
45
SCL
IN
I2C Serial Clock Input.
46
ADR1
IN
47
ADR0
IN
48
DGND
Digital Ground.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7177KSZ | IC DAC VIDEO NTSC 3-CH 44MQFP |
| VI-24L-CU-S | CONVERTER MOD DC/DC 28V 200W |
| VI-24K-CU-S | CONVERTER MOD DC/DC 40V 200W |
| VI-24J-CU-S | CONVERTER MOD DC/DC 36V 200W |
| VI-241-CU-S | CONVERTER MOD DC/DC 12V 200W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1974 | 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC with PLL, 192 kHz, 24-Bit Codec |
| AD1974WBSTZ | 制造商:Analog Devices 功能描述: |
| AD1974WBSTZ-RL | 功能描述:ADC, Audio 24 bit 192k I2S 48-LQFP (7x7) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:ADC，音頻 分辨率（位）:24 b 采樣率（每秒）:192k 數(shù)據(jù)接口:I2S 電壓源:模擬和數(shù)字 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商器件封裝:48-LQFP（7x7） 標(biāo)準(zhǔn)包裝:2,000 |
| AD1974YSTZ | 功能描述:IC ADC 4CH W/ON-CHIP PLL 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD1974YSTZ-RL | 功能描述:IC CODEC 4CH ADC W/PLL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。