參數(shù)資料
型號(hào)： AD1970JSTZRL
廠商： ANALOG DEVICES INC
元件分類： 消費(fèi)家電
英文描述： Digital BTSC Encoder with Integrated ADC and DAC
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝： LEAD FREE, PLASTIC, MS-026-BBC, LQFP-48
文件頁(yè)數(shù)： 8/20頁(yè)
文件大小： 278K
代理商： AD1970JSTZRL
AD1970
Pin No.
18
19
Rev. 0 | Page 8 of 20
Pin Name
VIN_IAMPR
CAPLP
Input/Output
IN
I/O
Description
Negative input of internal op amp for right channel input amplifier.
ADC Filter Capacitor Connection (positive left-channel input to modulator). A 1 nF
capacitor should be placed between this pin and analog ground.
ADC Filter Capacitor Connection (negative left-channel input to modulator). A 1 nF
capacitor should be placed between this pin and analog ground.
ADC Filter Capacitor Connection (positive right-channel input to modulator). A 1 nF
capacitor should be placed between this pin and analog ground.
ADC Filter Capacitor Connection (negative right-channel input to modulator). A 1 nF
capacitor should be placed between this pin and analog ground.
PLL Power. 3.3 V nominal. Bypass capacitors should be placed close to this pin and
connected directly to the PLL ground.
PLL Loop Filter Connection.
PLL Ground. Connect to DGND.
Composite Video Input. Composite video signal input to the sync separator. The sync
output is connected to a PLL that generates the clocks for the AD1970. This pin has an
input impedance of 2 k.
No Connect.
PLL Mode Select Pin 0. The setting of these pins indicates the source and frequency of the
input clock to generate the internal MCLK for the AD1970.
PLL Mode Select Pin 1. The setting of these pins indicates the source and frequency of the
input clock to generate the internal MCLK for the AD1970.
Master Clock Input. This input is used to generate the internal master clock if it is not
derived from the composite video signal on VID_IN. The master clock frequency must be
either fs or 256 × fs, where fs is the input sampling frequency. The PLL_CTRLx pins should
be set to accept the appropriate MCLK input frequency.
Video Present Flag. A high logic level on this pin indicates that a valid composite video
signal is present on the VID_IN pin. Open-drain output.
Crystal Oscillator Output. This pin is the output of the on-board oscillator and should be
connected to one side of a crystal.
Crystal Oscillator Input. This pin is the input to the on-board oscillator and should be
connected to one side of a crystal.
General Purpose I/O 0. This pin can be set to be either a static input or output, with levels
and direction controlled through the I
2
C port.
General Purpose I/O 1. This pin can be set to be either a static input or output, with levels
and direction controlled through the I
2
C port.
Digital Ground.
Digital Power.
General Purpose I/O 2. This pin can be set to be either a static input or output, with levels
and direction controlled through the I
2
C port.
General Purpose I/O 3. This pin can be set to be either a static input or output, with levels
and direction controlled through the I
2
C port.
Serial Data Input/Output (Before BTSC Encoding). Digital input to the BTSC encoder or
output of the ADC. The serial format is selected by writing to Bits 3:2 of Control Register 1.
Bit Clock Input/Output. Serial bit clock for clocking in the serial data. The interpretation of
BCLK changes according to the serial mode, which is set by writing to the control
registers.
Left/Right Clock Input/Output. Left/right clock for framing the serial input data. The
interpretation of the LRCLK changes according to the serial mode, set by writing to the
control registers.
Digital Input Enable (active high).
I
2
C Serial Data Input/Output.
I
2
C Serial Clock Input.
I
2
C Address 1. The address of the I
2
C port is set by these pins according to Table 16.
I
2
C Address 0. The address of the I
2
C port is set by these pins according to Table 16.
Digital Ground.
20
CAPLN
I/O
21
CAPRP
I/O
22
CAPRN
I/O
23
PVDD
24
25
26
PLL_LF
PGND
VID_IN
IN
27
28
NC
PLL_MODE0
IN
29
PLL_MODE1
IN
30
MCLK
IN
31
VID_PRES
OUT
32
XOUT
OUT
33
XIN
IN
34
GPIO0
IN/OUT
35
GPIO1
IN/OUT
36
37
38
DGND
DVDD
GPIO2
IN/OUT
39
GPIO3
IN/OUT
40
SDATA
IN/OUT
41
BCLK
IN/OUT
42
LRCLK
IN/OUT
43
44
45
46
47
48
DIG_IN_EN
SDA
SCL
ADR1
ADR0
DGND
IN
IN/OUT
IN
IN
IN
相關(guān)PDF資料
PDF描述
AD1981BLJST AC 97 SoundMAX Codec
AD1981BLJST-REEL AC 97 SoundMAX Codec
AD1981BLJSTZ AC 97 SoundMAX Codec
AD1981BLJSTZ-REEL AC 97 SoundMAX Codec
ADSP-1981BL AC 97 SoundMAX Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1974 制造商:AD 制造商全稱:Analog Devices 功能描述:4 ADC with PLL, 192 kHz, 24-Bit Codec
AD1974WBSTZ 制造商:Analog Devices 功能描述:
AD1974WBSTZ-RL 功能描述:ADC, Audio 24 bit 192k I2S 48-LQFP (7x7) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:ADC，音頻 分辨率（位）:24 b 采樣率（每秒）:192k 數(shù)據(jù)接口:I2S 電壓源:模擬和數(shù)字 電壓 - 電源:3 V ~ 3.6 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商器件封裝:48-LQFP（7x7） 標(biāo)準(zhǔn)包裝:2,000
AD1974YSTZ 功能描述:IC ADC 4CH W/ON-CHIP PLL 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD1974YSTZ-RL 功能描述:IC CODEC 4CH ADC W/PLL 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個(gè)單端，單極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*