- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1889 > AD1953YSTZ (Analog Devices Inc)IC DSP DAC AUDIO3CH/26BIT 48LQFP PDF資料下載
參數(shù)資料
| 型號： | AD1953YSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP DAC AUDIO3CH/26BIT 48LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SigmaDSP® |
| 位數(shù)： | 26 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 3 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 540mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 6 電壓，單極 |
| 采樣率（每秒）： | 48k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
REV. 0
AD1953
–22–
Table IV. Control Register 1 READ Definition
Register Bits
Function
1DSP Core Shutdown Complete
1 = Shutdown Complete
0 = Not Shut Down
0
Safe Memory Load Complete
1 = Complete (Note: Cleared after Read)
0 = Not Complete
Bit 0 is asserted when all requested safeload registers have been
transferred to the parameter RAM. It is cleared after the read
operation is complete.
Bit 1 is asserted after the requested shutdown of the DSP is
completed. When this bit is set, the user is free to write or read
any RAM location without causing an audio pop or click.
Table V. Control Register 2 WRITE Definition
Register Bits
Function
9Volume Ramp Speed
1 = 160 ms Full-Ramp Time
0 = 20 ms Full-Ramp Time
8
Serial Port Output Enable
1 = Enabled
0 = Disabled
7:6
Serial Port Input Select
00 = IN0
01 = IN1
10 = IN2
11 = NA
5:4
MCLK Input Select
00 = MCLK0
01 = MCLK1
10 = MCLK2
11 = NA
3Reserved
2
MCLK In Frequency Select
0 = 512
× f
S
1 = 256
× fS
1:0
MCLK Out Frequency Select
00 Disabled
01 512
× fS
10 256
× f
S
11 MCLKO = MCLK_In (Feedthrough)
Control Register 2
Table V documents the contents of Control Register 2. Bits
<1:0> set the frequency of the MCLKO pin. If these bits are set
to 00, the MCLKO pin is disabled (default). When set to 01,
the MCLKO pin is set to 512
× f
S, which is the same as the
internal master clock used by the DSP core. When set to 10,
this pin is set to 256
× fS, derived by dividing the internal DSP
clock by 2. In this mode, the output 256
× f
S clock will be inverted
with respect to the input 256
× f
S clock. This is not the case with
the feedthrough mode. When set to 11, the MCLKO pin mirrors
the selected MCLK input pin (it’s the output of the MCLK
MUX selector). Note that the internal DSP master clock may
either be the same as the selected MCLK pin (when MCLK
frequency select is set to 512
× f
S mode) or may be derived from
the MCLK pin using internal clock doubler (when MCLK fre-
quency select is set to 256
× fS).
Bit <2> selects one of two possible MCLK input frequencies. When
set to 0 (default), the MCLK frequency is set to 512
× f
S. In this mode,
the internal DSP clock and the external MCLK are at the same
frequency. When set to 1, the MCLK frequency is set to 256
× fS, and
an internal clock doubler is used to generate the DSP clock.
Bits <5:4> select one of three clock input sources using an inter-
nal MUX. To avoid click and pop noises when switching MCLK
sources, it is recommended that the user put the DSP core in
shutdown before switching MCLK sources.
Bits <7:6> select one of three serial input sources using an inter-
nal MUX. Each source selection includes a separate SDATA,
LRCLK, and BCLK input. To avoid click and pop noises when
switching serial sources, it is recommended that the user put the
DSP core in shutdown before writing to these bits.
Bit <8> is used to enable the three serial output pins. These pins
are connected to the output of the serial input MUX, which is set
by Bits <7:6>. The default is 0 (disabled).
Bit <9> changes the default setting of the volume ramp speed.
When set to 0, it will take 1024 LRCLK periods to go from full
volume (6 dB) to infinite attention. When set to 1, the same
operation will take 8192 LRCLK periods.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1954YSTZRL | IC DAC AUDIO 3CHAN 26BIT 48LQFP |
| AD1955ARSZRL | IC DAC AUDIO 16-24BIT 28SSOP |
| AD1970JSTZ | IC ENCODER BTSC W/CODEC 48-LQFP |
| AD1981BJST-REEL | IC CODEC STEREO MICPREAMP 48LQFP |
| AD1987JCPZ | IC CODEC SOUNDMAX HD 48-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1953YSTZRL | 功能描述:IC DSP DAC AUDIO3CH/26BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD1953YSTZRL7 | 功能描述:IC DSP AUDIO 3CHAN 26BIT 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:SigmaDSP® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD1954 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP⑩ 3-Channel, 26-Bit Signal Processing DAC |
| AD1954YS | 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 44-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:THREE CHANNEL, 24-BIT SIGMADSP DAC - Bulk |
| AD1954YSRL | 制造商:Analog Devices 功能描述:DAC 3-CH Delta-Sigma 24-bit 44-Pin MQFP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。