- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375230 > AD1849KP (ANALOG DEVICES INC) Serial-Port 16-Bit SoundPort Stereo Codec PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1849KP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Serial-Port 16-Bit SoundPort Stereo Codec |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 293K |
| 代理商： | AD1849KP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD1849K
REV. 0
–11–
CONT ROL RE GIST E RS
T he AD1849K SoundPort Stereo Codec accepts control information through its serial port when in Control Mode. Some control
information is also embedded in the data stream when in Data Mode. (See Figure 8.) Control bits can also be read back for system
verification. Operation of the AD1849K is determined by the state of these control bits. T he 64-bit serial Control Mode and Data
Mode control registers have been arbitrarily broken down into bytes for ease of description. All control bits initialize to default states
after
RESET
or Power Down. T hose control bits that cannot be changed in Control Mode are initialized to defaults on the transition
from Data Mode to Control Mode. See below for a definition of these defaults.
Control Mode Control Registers
Control Byte 1, Status Register
Data 7
Data 6
Data 5
Data 4
Data 3
Data 2
Data 1
Data 0
0
0
1
MB
OLB
DC B
0
AC
63
62
61
60
59
58
57
56
MB
Mic bypass:
0
1
Output level bit:
0
Mic inputs applied to +20 dB fixed gain block.
Mic inputs bypass +20 dB fixed gain block.
OLB
Full-scale line 0 output is 2.8 V p-p (1 V rms).
Full-scale line 1 output is 4.0 V p-p.
Full-scale mono speaker output is 8.0 V p-p.
Full-scale line 0 output is 2.0 V p-p.
Full-scale line 1 output is 2.0 V p-p.
Full-scale mono speaker output is 4.0 V p-p.
Data/control bit. Used for handshaking in data/control transitions. See “DCB Handshake Protocol.”
Autocalibration.
Autocalibration will always occur on the Control-to-Data mode transition. T he AC bit is ignored. Autocalibration
requires an interval of 194 frames. Offsets for all channels of ADC and DAC are zeroed. T he user should specify that
analog outputs are muted to prevent undesired outputs, i.e., OM0 = “0,” OM1 = “0,” and SM =“0.” Monitor mix will
be automatically disabled by the Codec.
1
DCB
AC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD1851 | 16-Bit, 16×Fs PCM Audio DACs(16位,單片PCM音頻D/A轉(zhuǎn)換器) |
| AD1892JR | Integrated Digital Receiver/Rate Converter |
| AD1892JRRL | Integrated Digital Receiver/Rate Converter |
| AD1892 | Integrated Digital Receiver/Rate Converter(數(shù)字音頻接收器/采樣率轉(zhuǎn)換器) |
| AD1893JN | Low Cost SamplePort 16-Bit Stereo Asynchronous Sample Rate Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1849KP-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin PLCC T/R |
| AD1849KPZ | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 44-Pin PLCC |
| AD1849KST | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:A-Law/u-Law/Linear CODEC |
| AD-1850 | 制造商:SPC Multicomp 功能描述:ADAPTOR 18VDC 500MA 制造商:SPC Multicomp 功能描述:ADAPTOR, 18VDC, 500MA |
| AD-1850 | 制造商:UNBRANDED 功能描述:ADAPTOR 18VDC 500MA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。