- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10038 > AD1671JQ (Analog Devices Inc)IC ADC SNGL 12BIT 28-CDIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD1671JQ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC SNGL 12BIT 28-CDIP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1.25M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 750mW |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 28-CDIP（0.600"，15.24mm） |
| 供應(yīng)商設(shè)備封裝： | 28-CDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 2 個(gè)單端，雙極；2 個(gè)單端，單極 |
AD1671
REV. B
–12–
APPLICATIONS
AD1671 TO ADSP-2100A
Figure 16 demonstrates the AD1671 to ADSP-2100A interface.
The 2100A with a clock frequency of 12.5 MHz can execute an
instruction in one 80 ns cycle. The AD1671 is configured to
perform continuous time sampling. The DAV output of the
AD1671 is asserted at the end of each conversion. DAV can be
used to latch the conversion result into the two 574 octal
D-latches. The falling edge of the sampling clock is used to
generate an interrupt (IRQ3) for the processor. Upon interrupt,
the ADSP-2100A starts a data memory read by providing an
address on the DMA bus. The decoded address generates OE
for the latches and the processor reads their output over the
DMA bus. The conversion result is read within a single proces-
sor cycle.
+5V
ADSP-
2100A
DMA0:13
DMA0:15
DMACK
ADDRESS BUS
Q0:7
D0:7
574
OE
Q0:7
D0:7
574
OE
DATA BUS
D0:3
DAV
BIT1:12
ENCODE
16
8
4
8
4
DMRD
IRQ3
AD1671
SAMPLING
CLOCK
DECODE
8
Figure 16. AD1671 to ADSP-2100A Interface
AD1671 TO ADSP-2101/2102
Figure 17 is identical to the 2100A interface except the sam-
pling clock is used to generate an interrupt (IRQ2) for the pro-
cessor. Upon interrupt the ADSP-2100A starts a data memory
read by providing an address on the address (A) bus. The de-
code address generates OE for the D-latches and the processor
reads their output over the Data (D) bus. Reading the conver-
sion result is thus completed within a single processor cycle.
ADSP-2101
A0:13
D0:15
ADDRESS BUS
DECODE
Q0:7
D0:7
574
OE
Q0:7
D0:7
574
OE
DATA BUS
D0:3
16
8
4
8
4
RD
IRQ2
SAMPLING
CLOCK
DAV
BIT1:12
ENCODE
AD1671
Figure 17. AD1671 to ADSP-2101/ADSP-2102 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BNP-IV-F1 | CONVERTER MOD DC/DC 13.8V 150W |
| VE-J60-MW-B1 | CONVERTER MOD DC/DC 5V 100W |
| AD7878LPZ | IC ADC 12BIT W/DSP INT 28-PLCC |
| VI-BNN-IV-F4 | CONVERTER MOD DC/DC 18.5V 150W |
| MS27473T10F35PA | CONN PLUG 13POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1671K | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit 1.25 MSPS Monolithic A/D Converter |
| AD1671KP | 功能描述:IC ADC SNGL 12BIT 28PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD1671KPZ | 制造商:Analog Devices 功能描述:ADC Single Pipelined 1.25Msps 12-bit Parallel 28-Pin PLCC 制造商:Analog Devices 功能描述:IC, 12-BIT 1.25 MSPS ADC - Rail/Tube |
| AD1671KQ | 功能描述:IC ADC SNGL 12BIT 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個(gè)單端，單極 |
| AD1671S | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit 1.25 MSPS Monolithic A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。