參數(shù)資料
型號: AD1671JP
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: Complete 12-Bit 1.25 MSPS Monolithic A/D Converter
中文描述: 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, PQCC28
封裝: PLASTIC, LCC-28
文件頁數(shù): 3/16頁
文件大?。?/td> 394K
代理商: AD1671JP
AD1671
(T
MIN
to T
MAX
with V
CC
= +5 V
6
5%, V
LOGIC
= +5 V
6
10%, V
EE
= –5 V
6
5%, f
SAMPLE
= 1 MSPS,
f
lNPUT
= 1OO kHz, unless otherwise noted)
1
AC SPECIFICATIONS
AD1671J/A/S
Typ
AD1671K
Typ
Parameter
Min
Max
Min
Max
Units
SIGNAL-TO-NOISE PLUS DISTORTION RATIO
(S/N + D)
–0.5 dB Input
–20 dB Input
68
70
50
68
71
51
dB
dB
EFFECTIVE NUMBER OF BITS (ENOB)
11.2
11.2
Bits
TOTAL HARMONIC DISTORTION (THD)
–80
–75
–83
–75
dB
PEAK SPURIOUS OR PEAK HARMONIC COMPONENT
–80
–77
–81
–77
dB
SMALL SIGNAL BANDWIDTH
12
12
MHz
FULL POWER BANDWIDTH
2
2
MHz
INTERMODULATION DISTORTION (IMD)
2
2nd Order Products
3rd Order Products
–80
–85
–75
–75
–80
–85
–75
–75
dB
dB
NOTES
1
f
IN
amplitude = –0.5 dB (9.44 V p-p) bipolar mode full scale unless otherwise indicated. All measurements referred to a 0 dB (
±
5 V) input signal, unless otherwise
indicated.
2
f
A
= 99 kHz, f
B
= 100 kHz with f
SAMPLE
= 1 MSPS.
Specifications subject to change without notice.
SWITCHING SPECIFICATIONS
Parameters
Symbol
Min
Typ
Max
Units
Conversion Time
Sample Rate
ENCODE Pulse Width High (Figure 1a)
ENCODE Pulse Width Low (Figure 1b)
DAV Pulse Width
ENCODE Falling Edge Delay
Start New Conversion Delay
Data and OTR Delay from DAV Falling Edge
Data and OTR Valid before DAV Rising Edge
t
C
F
S
t
ENC
t
ENCL
t
DAV
t
F
t
t
R
t
SS2
800
1.25
50
ns
MSPS
ns
ns
ns
ns
ns
ns
ns
20
20
150
0
0
20
20
300
75
75
NOTES
1
t
DD
is measured from when the falling edge of DAV crosses 0.8 V to when the output crosses 0.4 V or 2.4 V with a 25 pF load capacitor on each output pin.
2
t
SS
is measured from when the outputs cross 0.4 V or 2.4 V to when the rising edge of DAV crosses 2.4 V with a 25 pF load capacitor on each output pin.
Specifications subject to change without notice.
(For all grades T
MIN
to T
MAX
with V
CC
= +5 V
6
5%, V
LO61C
= +5 V
6
10%,
V
EE
= –5 V
6
5%; V
IL
= 0.8 V, V
IH
= 2.0 V, V
OL
= 0.4 V and V
OH
= 2.4 V)
ENCODE
DAV
DATA 0 (PREVIOUS)
DATA 1
C
t
DAV
t
DD
t
SS
t
t
F
t
R
t
ENCL
BIT 1–12
MSB, OTR
Figure 1b. Encode Pulse LOW
ENCODE
DAV
DATA 0 (PREVIOUS)
DATA 1
ENC
t
C
t
DAV
t
DD
t
SS
t
R
t
BIT 1–12
MSB, OTR
Figure 1a. Encode Pulse HIGH
REV. B
–3–
相關(guān)PDF資料
PDF描述
AD1671K Complete 12-Bit 1.25 MSPS Monolithic A/D Converter
AD1671KP ECONOLINE: RD & RC - Dual Output from a Single Input Rail- 1kVDC & 2kVDC Isolation- Power Sharing on Output- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 86%
AD1671S Complete 12-Bit 1.25 MSPS Monolithic A/D Converter
AD1671SQ Complete 12-Bit 1.25 MSPS Monolithic A/D Converter
AD1671JQ Complete 12-Bit 1.25 MSPS Monolithic A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1671JP-REEL 制造商:Analog Devices 功能描述:ADC Single Pipelined 1.25Msps 12-bit Parallel 28-Pin PLCC T/R 制造商:Rochester Electronics LLC 功能描述:IC, 12-BIT 1.25 MSPS ADC - Tape and Reel
AD1671JPZ 制造商:Analog Devices 功能描述:ADC Single Pipelined 1.25Msps 12-bit Parallel 28-Pin PLCC
AD1671JQ 功能描述:IC ADC SNGL 12BIT 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD1671K 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit 1.25 MSPS Monolithic A/D Converter
AD1671KP 功能描述:IC ADC SNGL 12BIT 28PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極