參數(shù)資料
型號: AD1555APZ
廠商: Analog Devices Inc
文件頁數(shù): 8/24頁
文件大小: 0K
描述: IC ADC PGA 24BIT LN 28-PLCC
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
采樣率(每秒): 256k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 96mW
電壓電源: 雙 ±
工作溫度: 0°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 28-PLCC(11.51x11.51)
包裝: 管件
輸入數(shù)目和類型: 1 個差分,雙極
REV. B
AD1555/AD1556
–16–
CIRCUIT DESCRIPTION
The AD1555/AD1556 chipset is a complete sigma-delta 24-bit
A/D converter with very high dynamic range intended for the
measurement of low frequency signals up to a few kHz such as
those in seismic applications.
The AD1555 contains an analog multiplexer, a fully differential
programmable gain amplifier and a fourth order sigma-delta
modulator. The analog multiplexer allows selection of one fully
differential input from two different external inputs, an internal
ground reference or an internal full-scale voltage reference. The
fully differential programmable gain amplifier (PGA) has five gain
settings of 1, 2.5, 8.5, 34, and 128, which allow the part to handle
a total of five different input ranges: 1.6 V rms, 636 mV rms,
187 mV rms, 47 mV rms, and 12.4 mV rms that are programmed
via digital input pins (CB0 to CB4). The modulator that operates
nominally at a sampling frequency of 256 kHz, outputs a bit-
stream whose ones-density is proportional to its input voltage.
This bitstream can be filtered using the AD1556, which is a
digital finite impulse low pass filter (FIR). The AD1556 outputs
the data in a 24-bit word over a serial interface. The cutoff
frequency and output rate of this filter can be programmed via
an on-chip register or by hardware through digital input pins.
The dynamic performance and the equivalent input noise vary
with gain and output rate as shown in Table I. The use of the
different PGA gain settings allows enhancement of the total system
dynamic range up to 146 dB (gain of 34 or 128 and FO = 250 Hz).
The AD1555 operates from a dual analog supply (
±5 V),
while the digital part of the AD1555 operates from a +5 V
supply. The AD1556 operates from a single 3.3 V or 5 V
supply. Each device exhibits low power dissipation and can
be configured for standby mode.
Figure 7 illustrates a typical operating circuit.
MULTIPLEXER AND PROGRAMMABLE GAIN
AMPLIFIER (PGA)
Analog Inputs
The AD1555 has two sets of fully differential inputs AIN and
TIN. The common-mode rejection capability of these inputs
generally surpasses the performance of conventional program-
mable gain amplifiers. The very high input impedance, typically
higher than 140 M
, allows direct connection of the sensor to
the AD1555 inputs, even through serial resistances. Figure 7
illustrates such a configuration. The passive filter between the
sensor and the AD1555 is shown here as an example. Other
filter structures could be used, depending on the specific require-
ments of the application. Also, the Johnson noise (
√4 k TRB) of
the serial resistance should be taken into consideration. For
instance, a 1 k
serial resistance reduces by approximately 1.3 dB
the dynamic performance of a system using a gain setting of
128 at an output word rate FO = 500 Hz. For applications
where the sensor inputs must be protected against severe
AIN (+)
AIN (–)
TIN (–)
AD1555
ADG609
DB
DA
AD780
O/P
GND
VOUT
TEM
P
+VIN
+5V
100nF
15
14
15
8
9
AC SINE
TEST
SOURCE
100nF
3
PGAOUT MODIN REFIN REFCAP1 AGND3
2
3
CLOCK SOURCE
1.024MHz
CS
R/
W
TDATA
SCLK
RSEL
DIN
DOUT
DRDY
ERROR
17
16
18
13
30
19
15
14
20
SERIAL DATA
INTERFACE
ADSP-21xxx OR
P
AD1556
HARDWARE
CONTROL
100nF
10 F
+5V
–5V
100nF
10 F
T1
T2
C1
C2
TIN (+)
R1
R2
R3
R4
C3
SENSOR:
GEOPHONE,
HYDROPHONE...
CB0...CB4
MFLG
MDATA
MCLK
VL
DGND
7
5
15
17
18
2
28
25
23
22
22 F
6
48
100nF
25
31
10
TO OTHER AD1556s
VDIG
100nF
11, 22, 44
12, 23, 24, 34
19
16
–VA
+VA
AGND2
AGND1
3, 26
4, 20, 21
127
MCLK
MDATA
MFLG
CB0...CB4
8
TO OTHER AD1555s
5
6
UNUSED AD1555 PINS MUST BE LEFT
UNCONNECTED;
UNUSED AD1556 INPUT PINS MUST BE
TIED TO DGND OR VL.
10 F
+5V
–5V
15
32
SYNC
RESET
H/
S
VL
DGND
DC TEST
SOURCE
37
RESETD
Figure 7. Typical Operating Circuit
相關(guān)PDF資料
PDF描述
VE-261-IW-F2 CONVERTER MOD DC/DC 12V 100W
IDT7206L25TPI IC FIFO 8192X18 25NS 28DIP
MS27472T12A35P CONN RCPT 22POS WALL MNT W/PINS
VE-261-IW-F1 CONVERTER MOD DC/DC 12V 100W
VI-26D-MX-F2 CONVERTER MOD DC/DC 85V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1555APZRL 功能描述:IC ADC PGA 24BIT LN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD1555BP 功能描述:IC ADC PGA 24BIT LN 28PLCC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD1555BP-REF 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 256ksps 24-bit Serial 28-Pin PLCC
AD1555BPRL 功能描述:IC ADC PGA 24BIT LN 28PLCC T/R RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極
AD1555BPZ 功能描述:IC ADC PGA 24BIT LN 28-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極