- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10026 > AD1376KD (Analog Devices Inc)IC ADC SNGL 16BIT 32-CDIP PDF資料下載
參數(shù)資料
| 型號： | AD1376KD |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 0K |
| 描述： | IC ADC SNGL 16BIT 32-CDIP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 62.5k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 800mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 32-DIP（0.900"，22.86mm） |
| 供應(yīng)商設(shè)備封裝： | 32-BBDIP-H |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 16 個(gè)單端，雙極；16 個(gè)單端，單極 |
AD1376/AD1377
Rev. D | Page 7 of 12
In either adjustment circuit, the fixed resistor connected to
Pin 27 should be located close to this pin to keep the pin
connection short. Pin 27 is quite sensitive to external noise
pickup and should be guarded by ANALOG COMMON.
TIMING
The timing diagram is shown in Figure 8. Receipt of a
CONVERT START signal sets the STATUS flag, indicating
conversion in progress. This in turn removes the inhibit applied
to the gated clock, permitting it to run through 17 cycles. All
the SAR parallel bits, the STATUS flip-flops, and the gated clock
inhibit signal are initialized on the trailing edge of the
CONVERT START signal. At time t0, B1 is reset and B2–B16 are
set unconditionally. At t1, the Bit 1 decision is made (keep) and
Bit 2 is reset unconditionally. This sequence continues until the
Bit 16 (LSB) decision (keep) is made at t16. The STATUS flag is
reset, indicating that the conversion is complete and that the
parallel output data is valid. Resetting the STATUS flag restores
the gated clock inhibit signal, forcing the clock output to the
low Logic 0 state. Note that the clock remains low until the next
conversion.
Corresponding parallel data bits become valid on the same
positive-going clock edge.
00699-
008
t0
t1 t2
t3
t4 t5
t6
t7
t8 t9
t10 t11 t12 t13 t14 t15 t16
t17
(3)
(2)
(1)
0
1
10
0
1
11
0
1
0
1
0
1
0
1
0
1
0
1
0
MSB
STATUS
INTERNAL
CLOCK
CONVERT
START
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 8
BIT 9
BIT 10
BIT 11
BIT 12
BIT 13
BIT 14
BIT 15
LSB
MSB
MAXIMUM THROUGHPUT TIME
CONVERSION TIME (2)
NOTES:
1. THE CONVERT START PULSEWIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A
CONVERSION. THE CONVERSION IS INITIATED BY THE TRAILING EDGE OF THE
CONVERT COMMAND.
2. MSB DECISION.
3. CLOCK REMAINS LOW AFTER LAST BIT DECISION.
Figure 8. Timing Diagram (Binary Code 0110011101111010)
DIGITAL OUTPUT DATA
Parallel data from TTL storage registers is in negative true form
(Logic 1 = 0 V and Logic 0 = 2.4 V). Parallel data output coding
is complementary binary for unipolar ranges and complement-
tary offset binary for bipolar ranges. Parallel data becomes valid
at least 20 ns before the STATUS flag returns to Logic 0,
permitting parallel data transfer to be clocked on the 1 to 0
transition of the STATUS flag (see Figure 9). Parallel data
output changes state on positive going clock edges.
00699-009
BIT 16
VALID
BUSY
(STATUS)
20ns MIN TO 90ns
Figure 9. LSB Valid to Status Low
Short Cycle Input
Pin 32 (SHORT CYCLE) permits the timing cycle shown in
Figure 8 to be terminated after any number of desired bits has
been converted, allowing somewhat shorter conversion times in
applications not requiring full 16-bit resolution. When 10-bit
resolution is desired, Pin 32 is connected to Bit 11 output
Pin 11. The conversion cycle then terminates and the STATUS
flag resets after the Bit 10 decision (Figure 8). Short cycle
connections and associated 8-, 10-, 12-, 13-, 14-, and 15-bit
conversion times are summarized in Table 3 for a 1.6 MHz
clock (AD1377) or 933 kHz clock (AD1376).
Table 3. Short Cycle Connections
Resolution
Maximum
Conversion Time (s)
Bits
(%
FSR)
AD1377
AD1376
Status
Flag
Reset
Connect
Short Cycle
Pin 32 to
16
0.0015 10
17.1
t16
NC (Open)
15
0.003
9.4
16.1
t15
Pin 16
14
0.006
8.7
15.0
t1
Pin 15
13
0.012
8.1
13.9
t13
Pin 14
12
0.024
7.5
12.9
t12
Pin 13
10
0.100
6.3
10.7
t10
Pin 11
8
0.390
5.0
8.6
t8
Pin 9
INPUT SCALING
The ADC inputs should be scaled as close to the maximum
input signal range as possible to use the maximum signal
resolution of the ADC. Connect the input signal as shown in
Table 4. See Figure 10 for circuit details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72V3614L12PF8 | IC FIFO 64X36X2 12NS 120QFP |
| VI-B5F-MW-F3 | CONVERTER MOD DC/DC 72V 100W |
| LTC1544CG#TRPBF | IC TXRX SOFTWARE SELECTBL 28SSOP |
| VE-BWX-MY | CONVERTER MOD DC/DC 5.2V 50W |
| LTC1689IS | IC DVR 100MBPS RS485 QUAD 16SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD1377 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete, High Speed 16-Bit A/D Converters |
| AD-1377-103-CRIMP-LOCA | 制造商:TE Connectivity 功能描述: |
| AD-1377-103-CRIMP-LOCATOR | 功能描述:折皺器 AD-1377-103-CRIMP-LOCATOR RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper |
| AD-1377-105 | 制造商:TE Connectivity 功能描述:AD-1377-105 |
| AD-1377-CRIMP-TOOL-3-C | 制造商:TE Connectivity 功能描述:AD-1377-CRIMP-TOOL-3-CVTY 992008-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。