- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10024 > AD13280AF (Analog Devices Inc)IC ADC 12BIT 68CLCC PDF資料下載
參數資料
| 型號： | AD13280AF |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 8/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 68CLCC |
| 標準包裝： | 1 |
| 位數： | 12 |
| 采樣率（每秒）： | 80M |
| 數據接口： | 并聯(lián) |
| 轉換器數目： | 2 |
| 功率耗散（最大）： | 4.3W |
| 電壓電源： | 模擬和數字，雙 ± |
| 工作溫度： | -25°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-CLCC |
| 供應商設備封裝： | 68-CLCC（50.8x50.8） |
| 包裝： | 管件 |
| 輸入數目和類型： | 2 個差分，雙極 |
| 配用： | AD13280/PCB-ND - KIT EVAL PCB FOR AD13280 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD13280
Rev. C | Page 16 of 28
POWER SUPPLIES
Care should be taken when selecting a power source. Linear
supplies are strongly recommended. Switching supplies tend
to have radiated components that may be received by the
AD13280. Each of the power supply pins should be decoupled
as close as possible to the package using 0.1 μF chip capacitors.
The AD13280 has separate digital and analog power supply
pins. The analog supplies are denoted AVCC, and the digital
supply pins are denoted DVCC. AVCC and DVCC should be
separate power supplies because the fast digital output swings
can couple switching current back into the analog supplies.
Note that AVCC must be held within 5% of 5 V. The AD13280 is
specified for DVCC = 3.3 V because this is a common supply for
digital ASICs.
OUTPUT LOADING
Care must be taken when designing the data receivers for the
AD13280. The digital outputs drive an internal series resistor
(for example, 100 Ω) followed by a gate like 75LCX574. To
minimize capacitive loading, there should be only one gate on
each output pin. An example of this is shown in the evaluation
board schematic (see Figure 20). The digital outputs of the
AD13280 have a constant output slew rate of 1 V/ns.
A typical CMOS gate combined with a PCB trace has a load of
approximately 10 pF. Therefore, as each bit switches, 10 mA
(10 pF × 1 V ÷ 1 ns) of dynamic current per bit flows in or out
of the device. A full-scale transition can cause up to 120 mA
(12 bits × 10 mA/bit) of transient current through the output
stages. These switching currents are confined between ground
and the DVCC pin. Standard TTL gates should be avoided
because they can appreciably add to the dynamic switching
currents of the AD13280. It should also be noted that extra
capacitive loading increases output timing and invalidates
timing specifications. Digital output timing is guaranteed with
10 pF loads.
相關PDF資料 |
PDF描述 |
|---|---|
| MS3108E22-33P | CONN PLUG 7POS RT ANG W/PINS |
| MS27656T15A15P | CONN RCPT 15POS WALL MNT W/PINS |
| IDT72V825L15PF8 | IC SYNCFIFO 1024X18X2 128-TQFP |
| VI-JT2-MX-S | CONVERTER MOD DC/DC 15V 75W |
| VI-26D-MX-F4 | CONVERTER MOD DC/DC 85V 75W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD13280AZ | 功能描述:IC ADC 12BIT 68CLCC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD13280BF | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual-Channel, 12-Bit, 80 MSPS ADC with Analog Input Signal Conditioning |
| AD13280BZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel, 12-Bit, 80 MSPS A/D Converter with Analog Input Signal Conditioning |
| AD132IV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 60V V(BR)CEO | 3A I(C) | TO-3 |
| AD-132MC | 制造商:DATEL 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。