- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17019 > AD13280/PCB (Analog Devices Inc)KIT EVAL PCB FOR AD13280 PDF資料下載
參數(shù)資料
| 型號： | AD13280/PCB |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVAL PCB FOR AD13280 |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 輸入范圍： | ±1 V |
| 在以下條件下的電源（標準）： | 3.7W @ 80MSPS |
| 工作溫度： | -25°C ~ 85°C |
| 已用 IC / 零件： | AD13280 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | AD13280AZ-ND - IC ADC 12BIT 68CLCC AD13280AF-ND - IC ADC 12BIT 68CLCC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD13280
Rev. C | Page 16 of 28
POWER SUPPLIES
Care should be taken when selecting a power source. Linear
supplies are strongly recommended. Switching supplies tend
to have radiated components that may be received by the
AD13280. Each of the power supply pins should be decoupled
as close as possible to the package using 0.1 μF chip capacitors.
The AD13280 has separate digital and analog power supply
pins. The analog supplies are denoted AVCC, and the digital
supply pins are denoted DVCC. AVCC and DVCC should be
separate power supplies because the fast digital output swings
can couple switching current back into the analog supplies.
Note that AVCC must be held within 5% of 5 V. The AD13280 is
specified for DVCC = 3.3 V because this is a common supply for
digital ASICs.
OUTPUT LOADING
Care must be taken when designing the data receivers for the
AD13280. The digital outputs drive an internal series resistor
(for example, 100 Ω) followed by a gate like 75LCX574. To
minimize capacitive loading, there should be only one gate on
each output pin. An example of this is shown in the evaluation
board schematic (see Figure 20). The digital outputs of the
AD13280 have a constant output slew rate of 1 V/ns.
A typical CMOS gate combined with a PCB trace has a load of
approximately 10 pF. Therefore, as each bit switches, 10 mA
(10 pF × 1 V ÷ 1 ns) of dynamic current per bit flows in or out
of the device. A full-scale transition can cause up to 120 mA
(12 bits × 10 mA/bit) of transient current through the output
stages. These switching currents are confined between ground
and the DVCC pin. Standard TTL gates should be avoided
because they can appreciably add to the dynamic switching
currents of the AD13280. It should also be noted that extra
capacitive loading increases output timing and invalidates
timing specifications. Digital output timing is guaranteed with
10 pF loads.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD10200/PCB | KIT EVAL PCB FOR AD10200 |
| LGU2D471MELB | CAP ALUM 470UF 200V 20% SNAP |
| MLK1005S3N0S | INDUCTOR MULTILAYER 3.0NH 0402 |
| VI-21F-EY | CONVERTER MOD DC/DC 72V 50W |
| LGU2D561MELZ | CAP ALUM 560UF 200V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD132IV | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 60V V(BR)CEO | 3A I(C) | TO-3 |
| AD-132MC | 制造商:DATEL 功能描述: |
| AD132V | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | BJT | PNP | 60V V(BR)CEO | 3A I(C) | TO-3 |
| AD1332BD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| AD1332TD/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。