參數(shù)資料
型號: ACH16823DGG
廠商: NXP SEMICONDUCTORS
元件分類: 通用總線功能
英文描述: 18-bit bus-interface D-type flip-flop with reset and enable 3-State
中文描述: ALVC/VCX/A SERIES, DUAL 9-BIT DRIVER, TRUE OUTPUT, PDSO56
封裝: PLASTIC, SOT-364, TSSOP2-56
文件頁數(shù): 8/12頁
文件大小: 103K
代理商: ACH16823DGG
Philips Semiconductors
Product specification
74ALVCH16823
18-bit D-type flip-flop (3-State)
1998 Jul 29
8
AC WAVEFORMS FOR V
CC
= 2.3V TO 2.7V AND
V
CC
< 2.3V RANGE
V
M
= 0.5 V
V
X
= V
OL
+ 0.15V
V
Y
= V
OH
–0.15V
V
OL
and V
OH
are the typical output voltage drop that occur with the
output load.
VI
= V
CC
AC WAVEFORMS FOR V
CC
= 3.0V TO 3.6V AND
V
CC
= 2.7V RANGE
V
M
= 1.5 V
V
X
= V
OL
+ 0.3V
V
Y
= V
–0.3V
V
and V
OH
are the typical output voltage drop that occur with the
output load.
VI
= 2.7V
V
M
SH00017
nCP
nQn
V
M
t
w
t
PHL
V
M
t
PLH
1/f
MAX
V
M
3.0V or V
CC
whichever
is less
0V
0V
V
OH
Waveform 1. Clock (nCP) to Output (nQn) Propagation Delays,
Clock Pulse Width, and Maximum Clock Pulse Frequency
V
M
nMR
V
M
nQn
t
w
V
M
t
PHL
V
M
nCP
SH00018
3.0V or V
CC
whichever
is less
0V
3.0V or V
CC
whichever
is less
0V
0V
V
OH
t
REC
Waveform 2. Master Reset (MR) Pulse WIdth, MR to
Output propagation Delay and MR to Clock Recovery Time
nQ
n
OUTPUT
V
M
V
M
nCE, nD
n
INPUT
nCP INPUT
V
M
GND
V
I
GND
V
I
V
OL
V
OH
t
su
t
su
t
h
t
h
SH00155
NOTE: The data set-up and hold times for D
n
or CE input to the CP input
Waveform 3. Data Setup and Hold Times for the D
n
or CE input
to the CP input
t
PLZ
t
PZL
V
I
nOE INPUT
GND
V
CC
OUTPUT
LOW-to-OFF
OFF-to-LOW
V
OL
V
OH
OUTPUT
HIGH-to-OFF
OFF-to-HIGH
GND
outputs
enabled
outputs
enabled
outputs
disabled
t
PHZ
V
M
V
M
V
M
t
PZH
V
X
V
Y
SW00308
Waveform 4. 3-State Enable and Disable Times
TEST CIRCUIT
PULSE
GENERATOR
R
T
V
IN
D.U.T.
V
OUT
C
L
V
CC
R
L
=500
SWITCH POSITION
TEST
t
PLH
/t
PHL
t
PLZ
/t
PZL
t
PHZ
/t
PZH
SWITCH
Open
2
V
CC
GND
Test Circuit for 3-State Outputs
Open
GND
S
1
2
V
CC
DEFINITIONS
R
L
= Load resistor
C
L
= Load capacitance includes jig and probe capacitance
R
T
=Termination resistance should be equal to Z
OUT
of pulse generators.
V
CC
2.7V
2.7 – 3.6V
V
IN
V
CC
2.7V
SW00047
R
L
=500
Waveform 5. Load circuitry for switching times
相關(guān)PDF資料
PDF描述
ACH16823DL Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:13; Connector Shell Size:10; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
ACH16825DGG Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:5; Connector Shell Size:10; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
ACH16827DGG JT 5C 5#20 SKT PLUG
ACH16841DGG Circular Connector; MIL SPEC:MIL-DTL-38999 Series II; Body Material:Metal; Series:JT; No. of Contacts:5; Connector Shell Size:10; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight RoHS Compliant: No
ACH16843DGG JT 6C 6#20 PIN PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ACH16823DL 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus-interface D-type flip-flop with reset and enable 3-State
ACH16825DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit buffer/driver 3-State
ACH16827DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit buffer/line driver, non-inverting 3-State
ACH16841DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:20-bit bus interface D-type latch 3-State
ACH16843DGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit bus-interface D-type latch 3-State