- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385088 > AC109M (Texas Instruments, Inc.) DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET PDF資料下載
參數(shù)資料
| 型號： | AC109M |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET |
| 中文描述： | 雙JK上升沿觸發(fā)器，沒有明確的和預(yù)置觸發(fā)器 |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 355K |
| 代理商： | AC109M |
CD54AC109, CD74AC109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
SCHS326
–
JANUARY 2003
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES
th
tsu
50% VCC
10%
tf
50%
10%
90%
90%
VCC
VCC
0 V
0 V
tr
Reference
Input
Data
Input
VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES
50% VCC
510%
tf
50%
10%
90%
90%
VCC
VOH
VOL
0 V
tr
Input
In-Phase
Output
50% VCC
tPLH
tPHL
510%
50%
10%
90%
90%
VOH
VOL
tr
tf
tPHL
tPLH
Out-of-Phase
Output
NOTES: A. CL includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
≤
1 MHz, ZO = 50
, tr = 3 ns, tf = 3 ns.
Phase relationships between waveforms are arbitrary.
D. For clock inputs, fmax is measured with the input duty cycle at 50%.
E. The outputs are measured one at a time with one input transition per measurement.
F. tPLH and tPHL are the same as tpd.
G. tPZL and tPZH are the same as ten.
H. tPLZ and tPHZ are the same as tdis.
I. All parameters and waveforms are not applicable to all devices.
From Output
Under Test
CL = 50 pF
(see Note A)
LOAD CIRCUIT
S1
2
×
VCC
Open
GND
R1 = 500
0 V
tw
VOLTAGE WAVEFORMS
PULSE DURATION
Input
50% VCC
50% VCC
VCC
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
2
×
VCC
GND
TEST
S1
Output
Control
Output
Waveform 1
S1 at 2
×
VCC
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
≈
VCC
0 V
50% VCC
20% VCC
50% VCC
≈
0 V
VOLTAGE WAVEFORMS
OUTPUT ENABLE AND DISABLE TIMES
50% VCC
50% VCC
80% VCC
VCC
R2 = 500
When VCC = 1.5 V, R1 = R2 = 1 k
VOLTAGE WAVEFORMS
RECOVERY TIME
50% VCC
VCC
0 V
CLR
Input
CLK
50% VCC
VCC
trec
0 V
Figure 1. Load Circuit and Voltage Waveforms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AC161M | 4-BIT SYNCHRONOUS BINARY COUNTERS |
| AC244 | OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS |
| AC293 | 10 TO 200 MHz TO-8 CASCADABLE AMPLIFIER |
| AC487 | 10 TO 400 MHz TO-8 CASCADABLE AMPLIFIER |
| AC509 | 5 TO 500 MHz TO-8 CASCADABLE AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AC10AAFVZV07 | 制造商:Panasonic Industrial Company 功能描述:GUARD |
| AC10AV01V06 | 制造商:Panasonic Industrial Company 功能描述:GUARD |
| AC10B102K | 制造商:MERITEK 制造商全稱:MERITEK ELECTRONICS CORPORATION 功能描述:Ceramic Y Capacitors |
| AC10B561K | 制造商:MERITEK 制造商全稱:MERITEK ELECTRONICS CORPORATION 功能描述:Ceramic Y Capacitors |
| AC10B681K | 制造商:MERITEK 制造商全稱:MERITEK ELECTRONICS CORPORATION 功能描述:Ceramic Y Capacitors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。