參數(shù)資料
型號(hào): A6821EA-T
廠商: Allegro MicroSystems, Inc.
英文描述: DABiC-5 8-Bit Serial Input Latched Sink Drivers
中文描述: 達(dá)比奇- 5 8位串行輸入鎖存灌電流驅(qū)動(dòng)器
文件頁數(shù): 4/9頁
文件大?。?/td> 220K
代理商: A6821EA-T
4
Worcester, Massachusetts 01615-0036 (508) 853-5000
115 Northeast Cutoff, Box 15036
www.allegromicro.com
A6821
DABiC-5 8-Bit Serial Input Latched Sink Drivers
D
2
Timing Requirements and Speci
fi
cations
(Logic Levels are V
DD
and Ground)
CLOCK
SERIAL
DATA IN
STROBE
OUTPUT ENABLE
OUT
N
50%
SERIAL
DATAOUT
DATA
DATA
10%
90%
50%
50%
50%
C
A
B
D
E
LOW = ALL OUTP UTS E NABLE D
p(STH-QL)
t
p(CH-SQX)
t
DATA
p(STH-QH)
t
OUTPUT ENABLE
OUT
N
DATA
10%
50%
dis(BQ)
t
en(BQ)
t
HIGH = ALL OUTP UTS BLANKE D (DIS ABLE D)
r
t
f
t
50%
90%
NOTE: Timing is representative of a 10 MHz clock. Higher speeds may be
attainable; operation at high temperatures will reduce the speci
fi
ed maxi-
mum clock frequency.
Powering-on with the inputs in the low state ensures that the registers and
latches power-on in the low state (POR).
S
erial Data present at the input is transferred to the shift register on the logical
0 to logical 1 transition of the CLOCK input pulse. On succeeding CLOCK
pulses, the registers shift data information towards the SERIAL DATA OUT-
PUT. The SERIAL DATA must appear at the input prior to the rising edge of the
CLOCK input waveform.
Information present at any register is transferred to the respective latch
when the STROBE is high (serial-to-parallel conversion). The latches will
continue to accept new data as long as the STROBE is held high. Applica-
tions where the latches are bypassed (STROBE tied high) will require that
the OUTPUT ENABLE input be high during serial data entry.
When the OUTPUT ENABLE input is high, all of the output buffers are
disabled (OFF). The information stored in the latches or shift register is not
affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE
input low, the outputs are controlled by the state of their respective latches.
Key
A
B
C
D
E
Description
Symbol
t
su(D)
t
h(D)
t
w(CH)
t
su(C)
t
w(STH)
Time (ns)
25
25
50
100
50
Data Active Time Before Clock Pulse (Data Set-Up Time)
Data Active Time After Clock Pulse (Data Hold Time)
Clock Pulse Width
Time Between Clock Activation and Strobe
Strobe Pulse Width
相關(guān)PDF資料
PDF描述
A6832EEP-T DABiC-5 32-Bit Serial Input Latched Sink Drivers
A6832 ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85%
A6832EEP DABiC-5 32-Bit Serial Input Latched Sink Drivers
A6832SEP DABiC-5 32-Bit Serial Input Latched Sink Drivers
A6832SEP-T DABiC-5 32-Bit Serial Input Latched Sink Drivers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A6821SA-T 功能描述:IC SINK DRIVER 8BIT LATCH 16-DIP RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET,電橋驅(qū)動(dòng)器 - 內(nèi)部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:高端/低端驅(qū)動(dòng)器 輸入類型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐,1.6 歐姆 電流 - 輸出 / 通道:205mA,410mA 電流 - 峰值輸出:500mA,1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR)
A6821SA-T 制造商:Allegro MicroSystems 功能描述:Driver IC Number of Drivers:8
A6821SLW-T 功能描述:IC SINK DRIVER 8BIT LATCH 16SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET,電橋驅(qū)動(dòng)器 - 內(nèi)部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:高端/低端驅(qū)動(dòng)器 輸入類型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐,1.6 歐姆 電流 - 輸出 / 通道:205mA,410mA 電流 - 峰值輸出:500mA,1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR)
A6821SLWTR-T 功能描述:IC SINK DVR 8BIT LATCH 16-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - MOSFET,電橋驅(qū)動(dòng)器 - 內(nèi)部開關(guān) 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:高端/低端驅(qū)動(dòng)器 輸入類型:SPI 輸出數(shù):8 導(dǎo)通狀態(tài)電阻:850 毫歐,1.6 歐姆 電流 - 輸出 / 通道:205mA,410mA 電流 - 峰值輸出:500mA,1A 電源電壓:9 V ~ 16 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:20-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:PG-DSO-20-45 包裝:帶卷 (TR)
A682AE-100M 制造商:TOKO 制造商全稱:TOKO, Inc 功能描述:Fixed Inductors for Surface Mounting