- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375156 > A6811EEP (Allegro MicroSystems, Inc.) DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER PDF資料下載
參數(shù)資料
| 型號： | A6811EEP |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| 中文描述： | 達比奇第四，12位串行輸入，鎖存源驅(qū)動 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大?。?/td> | 156K |
| 代理商： | A6811EEP |
6811
12-BIT SERIAL-INPUT,
LATCHED SOURCE DRIVER
www.allegromicro.com
TIMING REQUIREMENTS and SPECIFICATIONS
(Logic Levels are V
DD
and Ground)
Serial Data present at the input is transferred to the shift
register on the logic “0” to logic “1” transition of the CLOCK
input pulse. On succeeding CLOCK pulses, the registers shift
data information towards the SERIAL DATA OUTPUT. The
SERIAL DATA must appear at the input prior to the rising edge
of the CLOCK input waveform.
Information present at any register is transferred to the
respective latch when the STROBE is high (serial-to-parallel
conversion). The latches will continue to accept new data as
long as the STROBE is held high. Applications where the
latches are bypassed (STROBE tied high) will require that the
BLANKING input be high during serial data entry.
When the BLANKING input is high, the output source
drivers are disabled (OFF); the pnp active pull-down sink
drivers are ON. The information stored in the latches is not
affected by the BLANKING input. With the BLANKING input
low, the outputs are controlled by the state of their respective
latches.
CLOCK
SERIAL
DATA IN
STROBE
BLANKING
OUT
N
Dwg. WP-029
50%
SERIAL
DATA OUT
DATA
DATA
10%
90%
50%
50%
50%
C
A
B
D
E
LOW = ALL OUTPUTS ENABLED
p(STH-QL)
t
p(CH-SQX)
t
DATA
p(STH-QH)
t
BLANKING
OUT
N
Dwg. WP-030
DATA
10%
50%
en(BQ)
t
dis(BQ)
t
HIGH = ALL OUTPUTS BLANKED (DISABLED)
90%
r
t
f
t
A.
Data Active Time Before Clock Pulse
(Data Set-Up Time), t
su(D)
.........................................
25 ns
B.
Data Active Time After Clock Pulse
(Data Hold Time), t
h(D)
...............................................
25 ns
C.
Clock Pulse Width, t
w(CH)
...............................................
50 ns
D.
Time Between Clock Activation and Strobe, t
su(C)
.......
100 ns
E.
Strobe Pulse Width, t
w(STH)
.............................................
50 ns
NOTE
–
Timing is representative of a 10 MHz clock. Signifi-
cantly higher speeds are attainable.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A6811ELW | DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| A6811SA | DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| A6811SEP | DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| A6811SLW | DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| A6812 | DABiC-IV,20-Bit Serial-Input, Latched Source Driver(驅(qū)動真空熒光顯示器的DABiC-IV,20位鎖存源驅(qū)動器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A6811ELW | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| A6811SA | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:DABiC-IV, 32-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| A6811SEP | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| A6811SLW | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:DABiC-IV, 12-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
| A6812 | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:DABiC-IV, 20-BIT SERIAL-INPUT, LATCHED SOURCE DRIVER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。