- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375152 > A67L8318E-45 (AMIC Technology Corporation) 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | A67L8318E-45 |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM |
| 中文描述： | 256 × 16/18，128K的X 32/36 LVTTL，管線數(shù)據(jù)庫(kù)管理員的SRAM |
| 文件頁(yè)數(shù)： | 17/19頁(yè) |
| 文件大?。?/td> | 272K |
| 代理商： | A67L8318E-45 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)
A67L8316/A67L8318/
A67L7332/A67L7336 Series
PRELIMINARY (December, 1999, Version 0.1)
16
AMIC Technology, Inc.
NOP, STALL and Deselect Cycles
Note :
1. The IGNORE CLOCK EDGE or STALL cycle (clock 3) illustrates
CEN
being used to create a “pause.” A WRITE
is not performed during this cycle.
2. For this waveform, ZZ and
OE
are tied LOW.
3.
CE
represents three signals. When
CE
= 0, it represents
CE
= 0,
4. Data coherency is provided for all possible operations. If a READ is initiated, the most current data is used. The
most recent data may be from the input data register.
2
CE
= 0, CE2 = 1.
A3
A2
A1
A4
A5
Q(A5)
D(A4)
Q(A3)
Q(A2)
D(A1)
WRITE
D(A1)
READ
Q(A2)
STALL
READ
Q(A3)
WRITE
D(A4)
STALL
NOP
READ
Q(A5)
DESELECT
CONTINUE
DESELECT
: Don't Care
: Undefined
1
2
3
4
5
t
KHQX
t
KHQZ
6
7
8
9
10
CLK
CEN
CE
ADV/
LD
R/W
BWx
ADDRESS
I/O
COMMAND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A67L8318E-5 | 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM |
| A67L8318E-6 | 256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM |
| A67L8336E-3.5 | 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM |
| A67L9318E-2.6 | CAT5E 350 MHZ PATCH CORD 3FT, WHITE, 25-PACK |
| A67L9318 | 512K X 18, 256K X 36 LVTTL, Pipelined ZeBL SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A67L8318E-5 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM |
| A67L8318E-6 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 16/18, 128K X 32/36 LVTTL, Pipelined DBA SRAM |
| A67L8318SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 16/18. 128K X 32/36 LVTTL. Pipelined DBA SRAM |
| A67L83361E | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM |
| A67L83361E-10.0 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 18, 256K X 36 LVTTL, Flow-through ZeBL SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。