- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375146 > A62S7316G-55S (AMIC Technology Corporation) 128K X 16 BIT LOW VOLTAGE CMOS SRAM PDF資料下載
參數(shù)資料
| 型號： | A62S7316G-55S |
| 廠商： | AMIC Technology Corporation |
| 元件分類： | DRAM |
| 英文描述： | 128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| 中文描述： | 128K的× 16位低電壓CMOS的SRAM |
| 文件頁數(shù)： | 7/15頁 |
| 文件大?。?/td> | 144K |
| 代理商： | A62S7316G-55S |
A62S7316 Series
PRELIMINARY
(March, 2001, Version 0.2)
6
AMIC Technology, Inc.
AC Characteristics
(T
A
= 0
°
C to +70
°
C or -25
°
C to 85
°
C, VCC = 2.7V to 3.6V)
Symbol
Parameter
A62S7316-55S/SI
(VCC = 3.0V to 3.6V)
A62S7316-70S/SI
(VCC = 2.7V to 3.6V)
Unit
Min.
Max.
Min.
Max.
Read Cycle
t
RC
Read Cycle Time
55
-
70
-
ns
t
AA
Address Access Time
-
55
-
70
ns
t
ACE
Chip Enable Access Time
-
55
-
70
ns
t
BE
Byte Enable Access Time
-
55
-
70
ns
t
OE
Output Enable to Output Valid
-
30
-
35
ns
t
CLZ
Chip Enable to Output in Low Z
10
-
10
-
ns
t
BLZ
Byte Enable to Output in Low Z
5
-
5
-
ns
t
OLZ
Output Enable to Output in Low Z
5
-
5
-
ns
t
CHZ
Chip Disable to Output in High Z
-
20
-
25
ns
t
BHZ
Byte Disable to Output in High Z
-
20
-
25
ns
t
OHZ
Output Disable to Output in High Z
-
20
-
25
ns
t
OH
Output Hold from Address Change
5
-
10
-
ns
Write Cycle
t
WC
Write Cycle Time
55
-
70
-
ns
t
CW
Chip Enable to End of Write
50
-
60
-
ns
t
BW
Byte Enable to End of Write
50
-
60
-
ns
t
AS
Address Setup Time
0
-
0
-
ns
t
AW
Address Valid to End of Write
50
-
60
-
ns
t
WP
Write Pulse Width
40
-
50
-
ns
t
WR
Write Recovery Time
0
-
0
-
ns
t
WHZ
Write to Output in High Z
-
25
-
30
ns
t
DW
Data to Write Time Overlap
25
-
30
-
ns
t
DH
Data Hold from Write Time
0
-
0
-
ns
t
OW
Output Active from End of Write
5
-
5
-
ns
Note: t
CHZ
, t
BHZ
and t
OHZ
and t
WHZ
are defined as the time at which the outputs achieve the open circuit condition and are
not referred to output voltage levels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A62S7316G-55SI | 128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| A62S7316G-70S | 128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| A62S7316G-70SI | 128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| A62S7316V-55S | 128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| A62S7316V-55SI | 2.7 V to 5.5 V, 140 µA, Rail-to-Rail Voltage Output 12-Bit DAC in SOT-23 and MicroSOIC Packages; Package: MSOP; No of Pins: 8; Temperature Range: Industrial |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A62S7316G-55SI | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| A62S7316G-70S | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| A62S7316G-70SI | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| A62S7316V-55S | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 16 BIT LOW VOLTAGE CMOS SRAM |
| A62S7316V-55SI | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 16 BIT LOW VOLTAGE CMOS SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。