- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375145 > A627308M (AMIC Technology Corporation) 128K X 8 BIT CMOS SRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | A627308M |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 128K X 8 BIT CMOS SRAM |
| 中文描述： | 128K的× 8位CMOS的SRAM |
| 文件頁數(shù)： | 10/16頁 |
| 文件大小： | 250K |
| 代理商： | A627308M |
Timing Waveforms (continued)
Write Cycle 2
(6)
(Chip Enable Controlled)
A627308 Series
PRELIMINARY
(February, 2001, Version 0.2)
9
AMIC Technology, Inc.
t
WC
Address
CE1
CE2
D
IN
t
DH
t
DW
(4)
(4)
t
CW5
t
AW
t
WR3
WE
D
OUT
t
WHZ7
t
WP2
t
CW5
t
AS1
Notes: 1. t
AS
is measured from the address valid to the beginning of Write.
2. A Write occurs during the overlap (t
WP
) of a low
CE1
, a high CE2 and a low
WE
.
3. t
WR
is measured from the earliest of
CE1
or
WE
going high or CE2 going low to the end of the Write cycle.
4. If the
CE1
low transition or the CE2 high transition occurs simultaneously with the
WE
low transition or after
the
WE
transition, outputs remain in a high impedance state.
5. t
CW
is measured from the later of
CE1
going low or CE2 going high to the end of Write.
6.
OE
is continuously low. (
OE
= V
IL
)
7. Transition is measured
±
500mV from steady state. This parameter is sampled and not 100% tested.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A627308M-70S | 128K X 8 BIT CMOS SRAM |
| A627308V | 128K X 8 BIT CMOS SRAM |
| A627308X | 128K X 8 BIT CMOS SRAM |
| A6273KLW | 8-BIT LATCHED DMOS POWER DRIVER |
| A6273 | 8-Bit Latched DMOS Power Driver(用于要求較高負(fù)載功率系統(tǒng)的8位鎖存DMOS功率驅(qū)動(dòng)器（250mA輸出電流，50V最小輸出鉗位電壓）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A627308M-70S | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT CMOS SRAM |
| A627308V | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT CMOS SRAM |
| A627308V-70S | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT CMOS SRAM |
| A627308X | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT CMOS SRAM |
| A627308X-70S | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 BIT CMOS SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。