- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375143 > A5895SLW (Allegro MicroSystems, Inc.) BiMOS II 8-BIT SERIAL INPUT, LATCHED SOURCE DRIVERS PDF資料下載
參數(shù)資料
| 型號(hào)： | A5895SLW |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | BiMOS II 8-BIT SERIAL INPUT, LATCHED SOURCE DRIVERS |
| 中文描述： | BiMOS II 8位串行輸入，鎖存源極驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 4/8頁(yè) |
| 文件大?。?/td> | 93K |
| 代理商： | A5895SLW |
5895
8-BIT SERIAL-INPUT,
LATCHED DRIVERS
115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
TIMING CONDITIONS
(V
DD
= 5.0 V, Logic Levels are V
DD
and Ground)
A.
Minimum Data Active Time Before Clock Pulse
(Data Set-Up Time) .................................................................
75 ns
Minimum Data Active Time After Clock Pulse
(Data Hold Time) .....................................................................
75 ns
Minimum Data Pulse Width........................................................
150 ns
Minimum Clock Pulse Width ......................................................
150 ns
Minimum Time Between Clock Activation and Strobe...............
300 ns
Minimum Strobe Pulse Width.....................................................
100 ns
Typical Time Between Strobe Activation and
Output Transition ....................................................................
1.0
μ
s
Serial Data present at the input is transferred to the shift register
on the logic “0” to logic “1” transition of the CLOCK input pulse. On
succeeding CLOCK pulses, the registers shift data information towards
the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the
input prior to the rising edge of the CLOCK input waveform.
B.
C.
D.
E.
F.
G.
Information present at any register is transferred to its respective
latch when the STROBE is high (serial-to-parallel conversion). The
latches will continue to accept new data as long as the STROBE is
held high. Applications where the latches are bypassed (STROBE tied
high) will require that the OUTPUT ENABLE input be high during serial
data entry.
When the OUTPUT ENABLE input is high, all of the output buffers
are disabled (OFF) without affecting the information stored in the
latches or shift register. With the OUTPUT ENABLE input low, the
outputs are controlled by the state of their respective latches.
Dwg. No. A-12,649A
E F
CLOCK
DATA IN
STROBE
BLANKING
OUT
N
A D
B
C
G
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A6011 | 2000 TO 6000 MHz CASCADABLE AMPLIFIER |
| A615308V-12 | TV 53C 40#22D 9#16 4#12 SKT RE |
| A615308 | 32K X 8 BIT HIGH SPEED CMOS SRAM |
| A615308S | 32K X 8 BIT HIGH SPEED CMOS SRAM |
| A615308S-12 | 32K X 8 BIT HIGH SPEED CMOS SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A58S | 制造商:M/A-COM Technology Solutions 功能描述:GAIN BLOCK |
| A59 | 功能描述:射頻放大器 2-700MHz NF 4.3dB VSWR:1.5:1 RoHS:否 制造商:Skyworks Solutions, Inc. 類型:Low Noise Amplifier 工作頻率:2.3 GHz to 2.8 GHz P1dB:18.5 dBm 輸出截獲點(diǎn):37.5 dBm 功率增益類型:32 dB 噪聲系數(shù):0.85 dB 工作電源電壓:5 V 電源電流:125 mA 測(cè)試頻率:2.6 GHz 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 封裝:Reel |
| A59_1 | 制造商:MA-COM 制造商全稱:M/A-COM Technology Solutions, Inc. 功能描述:Cascadable Amplifier 5 to 500 MHz |
| A5-90-101-11 | 制造商:Southco 功能描述: |
| A590501 | 制造商:MAGNUM / COOPER 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。