參數(shù)資料
型號: A43P26161G-75U
廠商: AMIC Technology Corporation
英文描述: 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
中文描述: 100萬× 16位× 4個銀行的低功耗同步DRAM
文件頁數(shù): 32/44頁
文件大?。?/td> 1122K
代理商: A43P26161G-75U
A43P26161
PRELIMINARY (July, 2005, Version 1.1)
31
AMIC Technology, Corp.
Read Interrupted by Precharge Command & Read Burst Stop Cycle @Burst Length=Full Page
High
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
CLOCK
CKE
CS
RAS
CAS
ADDR
BS1
Row Active
(A-Bank)
: Don't care
RAa
A10/AP
CAa
WE
QAa3
QAa2
QAa1
QAa4
QAb0
DQM
QAa4
QAa3
QAa1
QAa2
QAb0
QAb1
QAb2
QAb3
DQ
(CL=2)
QAb1
QAb2
QAb3
DQ
(CL=3)
Precharge
(A-Bank)
Read
(A-Bank)
CAb
Read
(A-Bank)
Burst Stop
1
QAa0
QAb4
QAb5
1
QAa0
2
QAb4
QAb5
2
BS0
RAa
* Note : 1. At full page mode, burst is wrap-around at the end of burst. So auto precharge is impossible.
2. About the valid DQ’s after burst stop, it is same as the case of
RAS interrupt.
Both cases are illustrated above timing diagram. See the label 1,2 on them.
But at burst write, burst stop and RAS interrupt should be compared carefully.
Refer the timing diagram of “Full page write burst stop cycle”.
3. Burst stop is valid at every burst length.
相關PDF資料
PDF描述
A43P26161G-75UF 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95F 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95U 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95UF 1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
相關代理商/技術參數(shù)
參數(shù)描述
A43P26161G-75UF 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95F 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95U 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM
A43P26161G-95UF 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Low Power Synchronous DRAM