- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375141 > A43L2632V-7 (AMIC Technology Corporation) 1M X 32 Bit X 4 Banks Synchronous DRAM PDF資料下載
參數(shù)資料
| 型號： | A43L2632V-7 |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 1M X 32 Bit X 4 Banks Synchronous DRAM |
| 中文描述： | 100萬× 32位× 4個銀行同步DRAM |
| 文件頁數(shù)： | 10/43頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | A43L2632V-7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
A43L2632
PRELIMINARY
(January, 2005, Version 0.0)
9
AMIC Technology, Corp.
Operating AC Parameter
(AC operating conditions unless otherwise noted)
Version
Symbol
Parameter
-6
-7
Unit
Note
t
RRD(min)
Row active to row active delay
12
15
ns
1
t
RCD(min)
RAS to
CAS
delay
15
15
ns
1
t
RP(min)
Row precharge time
15
15
ns
1
t
RAS(min)
42
42
ns
1
t
RAS(max)
Row active time
100
μ
s
t
RC(min)
Row cycle time
63
65
ns
1
t
CDL(min)
Last data in new col. Address delay
6
7
ns
2
t
RDL(min)
Last data in row precharge
12
14
ns
2
t
BDL(min)
Last data in to burst stop
6
7
ns
2
t
CCD(min)
Col. Address to col. Address delay
1
1
ns
Note:
1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and
then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
相關PDF資料 |
PDF描述 |
|---|---|
| A43L3616 | 2M X 16 Bit X 4 Banks Synchronous DRAM |
| A43L3616V-6 | 2M X 16 Bit X 4 Banks Synchronous DRAM |
| A43L3616V-6V | 2M X 16 Bit X 4 Banks Synchronous DRAM |
| A43L3616V-7 | 2M X 16 Bit X 4 Banks Synchronous DRAM |
| A43L3616V-7V | 2M X 16 Bit X 4 Banks Synchronous DRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| A43L2632V-75I | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM |
| A43L2632V-95I | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM |
| A43L3616 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:2M X 16 Bit X 4 Banks Synchronous DRAM |
| A43L3616AV-7F | 制造商:AMIC Technology 功能描述:MEMORY SDRAM 128M 54TSOP 制造商:AMIC Technology 功能描述:MEMORY, SDRAM, 128M, 54TSOP 制造商:AMIC Technology 功能描述:MEMORY, SDRAM, 128M, 54TSOP; Memory Type:DRAM - Synchronous; Memory Configuration:8M x 16bit; Access Time:5.4ns; Memory Case Style:TSOPII; No. of Pins:54; Interface Type:LVTTL; Operating Temperature Min:0C; Operating Temperature ;RoHS Compliant: Yes |
| A43L3616G-75I | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1M X 16 Bit X 4 Banks Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。