CMOS Output Module Timing5 t
<strike id="4t1z2"><rt id="4t1z2"><video id="4t1z2"></video></rt></strike>
  • <dl id="4t1z2"><thead id="4t1z2"><noframes id="4t1z2"></noframes></thead></dl>
  • <i id="4t1z2"></i>
  • <form id="4t1z2"></form><menuitem id="4t1z2"></menuitem>
    參數(shù)資料
    型號(hào): A42MX24-2PL84I
    廠商: Microsemi SoC
    文件頁數(shù): 115/142頁
    文件大?。?/td> 0K
    描述: IC FPGA MX SGL CHIP 36K 84-PLCC
    標(biāo)準(zhǔn)包裝: 16
    系列: MX
    輸入/輸出數(shù): 72
    門數(shù): 36000
    電源電壓: 3 V ~ 3.6 V,4.5 V ~ 5.5 V
    安裝類型: 表面貼裝
    工作溫度: -40°C ~ 85°C
    封裝/外殼: 84-LCC(J 形引線)
    供應(yīng)商設(shè)備封裝: 84-PLCC(29.31x29.31)
    40MX and 42MX FPGA Families
    1- 70
    R e v i sio n 1 1
    CMOS Output Module Timing5
    tDLH
    Data-to-Pad HIGH
    3.1
    3.5
    3.9
    4.6
    6.4
    ns
    tDHL
    Data-to-Pad LOW
    2.4
    2.6
    3.0
    3.5
    4.9
    ns
    tENZH
    Enable Pad Z to HIGH
    2.5
    2.8
    3.2
    3.8
    5.3
    ns
    tENZL
    Enable Pad Z to LOW
    2.8
    3.1
    3.5
    4.2
    5.8
    ns
    tENHZ
    Enable Pad HIGH to Z
    5.2
    5.7
    6.5
    7.6
    10.7
    ns
    tENLZ
    Enable Pad LOW to Z
    4.8
    5.3
    6.0
    7.1
    9.9
    ns
    tGLH
    G-to-Pad HIGH
    4.9
    5.4
    6.2
    7.2
    10.1
    ns
    tGHL
    G-to-Pad LOW
    4.9
    5.4
    6.2
    7.2
    10.1
    ns
    tLSU
    I/O Latch Set-Up
    0.5
    0.6
    0.7
    1.0
    ns
    tLH
    I/O Latch Hold
    0.0
    ns
    tLCO
    I/O Latch Clock-to-Out
    (Pad-to-Pad) 32 I/O
    5.5
    6.1
    6.9
    8.1
    11.3
    ns
    tACO
    Array Latch Clock-to-Out
    (Pad-to-Pad) 32 I/O
    10.6
    11.8
    13.4
    15.7
    22.0
    ns
    dTLH
    Capacitive Loading, LOW to HIGH
    0.04
    0.05
    0.07 ns/pF
    dTHL
    Capacitive Loading, HIGH to LOW
    0.03
    0.04
    0.06 ns/pF
    Table 1-36 A42MX24 Timing Characteristics (Nominal 5.0 V Operation) (continued)
    (Worst-Case Commercial Conditions, VCCA = 4.75 V, TJ = 70°C)
    –3 Speed
    –2 Speed
    –1 Speed
    Std Speed
    –F Speed
    Parameter / Description
    Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
    Notes:
    1. For dual-module macros, use tPD1 + tRD1 + tPDn, tCO + tRD1 + tPDn, or tPD1 + tRD1 + tSUD, whichever is appropriate.
    2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
    estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
    3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules
    can be obtained from the Timer utility.
    4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input.
    External setup/hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an
    external PAD signal to the G input subtracts (adds) to the internal setup (hold) time.
    5. Delays based on 35 pF loading.
    相關(guān)PDF資料
    PDF描述
    ASC36DRAS CONN EDGECARD 72POS .100 R/A DIP
    ASM43DRKN-S13 CONN EDGECARD 86POS .156 EXTEND
    ASM43DRKH-S13 CONN EDGECARD 86POS .156 EXTEND
    AGL1000V5-FGG144I IC FPGA 1KB FLASH 1M 144FBGA
    A3PE1500-2FGG484 IC FPGA 1KB FLASH 1.5M 484-FBGA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    A42MX24-2PLG84 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
    A42MX24-2PLG84I 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
    A42MX24-2PQ160 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
    A42MX24-2PQ160I 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)
    A42MX24-2PQ208 功能描述:IC FPGA MX SGL CHIP 36K 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:MX 產(chǎn)品培訓(xùn)模塊:Three Reasons to Use FPGA's in Industrial Designs Cyclone IV FPGA Family Overview 特色產(chǎn)品:Cyclone? IV FPGAs 標(biāo)準(zhǔn)包裝:60 系列:CYCLONE® IV GX LAB/CLB數(shù):9360 邏輯元件/單元數(shù):149760 RAM 位總計(jì):6635520 輸入/輸出數(shù):270 門數(shù):- 電源電壓:1.16 V ~ 1.24 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FBGA(23x23)