<nobr id="kfcna"><small id="kfcna"><pre id="kfcna"></pre></small></nobr>
    參數(shù)資料
    型號: A42MX09-3PQG160
    廠商: Microsemi SoC
    文件頁數(shù): 121/142頁
    文件大?。?/td> 0K
    描述: IC FPGA MX SGL CHIP 14K 160-PQFP
    標(biāo)準(zhǔn)包裝: 24
    系列: MX
    輸入/輸出數(shù): 101
    門數(shù): 14000
    電源電壓: 3 V ~ 3.6 V,4.75 V ~ 5.25 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 70°C
    封裝/外殼: 160-BQFP
    供應(yīng)商設(shè)備封裝: 160-PQFP(28x28)
    40MX and 42MX FPGA Families
    1- 4
    R ev isio n 1 1
    provides capability to quickly design memory functions with the SRAM blocks. Unused SRAM blocks can
    be used to implement registers for other user logic within the design.
    Routing Structure
    The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O
    modules. These routing tracks are metal interconnects that may be continuous or split into segments.
    Varying segment lengths allow the interconnect of over 90% of design tracks to occur with only two
    antifuse connections. Segments can be joined together at the ends using antifuses to increase their
    lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four
    antifuses.
    Horizontal Routing
    Horizontal routing tracks span the whole row length or are divided into multiple segments and are located
    in between the rows of modules. Any segment that spans more than one-third of the row length is
    considered a long horizontal segment. A typical channel is shown in Figure 1-6. Within horizontal routing,
    dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks. Non-
    dedicated tracks are used for signal nets.
    Vertical Routing
    Another set of routing tracks run vertically through the module. There are three types of vertical tracks:
    input, output, and long. Long tracks span the column length of the module, and can be divided into
    multiple segments. Each segment in an input track is dedicated to the input of a particular module; each
    segment in an output track is dedicated to the output of a particular module. Long segments are
    Figure 1-4
    A42MX24 and A42MX36 D-Module Implementation
    Figure 1-5
    A42MX36 Dual-Port SRAM Block
    7 Inputs
    Hard-Wire to I/O
    Feedback to Array
    Programmable
    Inverter
    SRAM Module
    32 x 8 or 64 x 4
    (256 Bits)
    Read
    Port
    Logic
    Write
    Port
    Logic
    RD[7:0]
    Routing Tracks
    Latches
    Read
    Logic
    [5:0]
    RDAD[5:0]
    REN
    RCLK
    Latches
    WD[7:0]
    Latches
    WRAD[5:0]
    Write
    Logic
    MODE
    BLKEN
    WEN
    WCLK
    [5:0]
    [7:0]
    相關(guān)PDF資料
    PDF描述
    A1010B-VQ80I IC FPGA 1200 GATES 80-VQFP IND
    A1010B-VQG80I IC FPGA 1200 GATES 80-VQFP IND
    971-025-030R121 BACKSHELL DB25 DIECAST NKL 45DEG
    A42MX16-2PQG100I IC FPGA MX SGL CHIP 24K 100-PQFP
    CAT24C05YI-GT3 IC EEPROM 4KBIT 400KHZ 8TSSOP
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    A42MX09-3PQG160I 功能描述:IC FPGA MX SGL CHIP 14K 160-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
    A42MX09-3TQ100 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
    A42MX09-3TQ100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
    A42MX09-3TQ100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families
    A42MX09-3TQ100ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families