• <thead id="nikuh"><ul id="nikuh"></ul></thead>
    <thead id="nikuh"><dfn id="nikuh"><ins id="nikuh"></ins></dfn></thead>
    <pre id="nikuh"></pre>
    參數(shù)資料
    型號: A42MX09-2TQ176I
    廠商: Microsemi SoC
    文件頁數(shù): 132/142頁
    文件大小: 0K
    描述: IC FPGA MX SGL CHIP 14K 176-TQFP
    標(biāo)準(zhǔn)包裝: 40
    系列: MX
    輸入/輸出數(shù): 104
    門數(shù): 14000
    電源電壓: 3 V ~ 3.6 V,4.5 V ~ 5.5 V
    安裝類型: 表面貼裝
    工作溫度: -40°C ~ 85°C
    封裝/外殼: 176-LQFP
    供應(yīng)商設(shè)備封裝: 176-TQFP(24x24)
    40MX and 42MX FPGA Families
    Re vi s i on 11
    1-5
    uncommitted and can be assigned during routing. Each output segment spans four channels (two above
    and two below), except near the top and bottom of the array, where edge effects occur. Long vertical
    tracks contain either one or two segments. An example of vertical routing tracks and segments is shown
    Antifuse Structures
    An antifuse is a "normally open" structure. The use of antifuses to implement a programmable logic
    device results in highly testable structures as well as efficient programming algorithms. There are no pre-
    existing connections; temporary connections can be made using pass transistors. These temporary
    connections can isolate individual antifuses to be programmed and individual circuit structures to be
    tested, which can be done before and after programming. For instance, all metal tracks can be tested for
    continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.
    Clock Networks
    The 40MX devices have one global clock distribution network (CLK). A signal can be put on the CLK
    network by being routed through the CLKBUF buffer.
    In 42MX devices, there are two low-skew, high-fanout clock distribution networks, referred to as CLKA
    and CLKB. Each network has a clock module (CLKMOD) that can select the source of the clock signal
    from any of the following (Figure 1-7 on page 1-6):
    Externally from the CLKA pad, using CLKBUF buffer
    Externally from the CLKB pad, using CLKBUF buffer
    Internally from the CLKINTA input, using CLKINT buffer
    Internally from the CLKINTB input, using CLKINT buffer
    The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal
    clock track are located in each horizontal routing channel.
    Clock input pads in both 40MX and 42MX devices can also be used as normal I/Os, bypassing the clock
    networks.
    The A42MX36 device has four additional register control resources, called quadrant clock networks
    (Figure 1-8 on page 1-6). Each quadrant clock provides a local, high-fanout resource to the contiguous
    logic modules within its quadrant of the device. Quadrant clock signals can originate from specific I/O
    Figure 1-6
    MX Routing Structure
    Segmented
    Horizontal
    Routing
    Logic
    Modules
    Antifuses
    Vertical Routing Tracks
    相關(guān)PDF資料
    PDF描述
    A54SX08-PQ208I IC FPGA SX 12K GATES 208-PQFP
    A54SX08-1PQG208 IC FPGA SX 12K GATES 208-PQFP
    GSC65DRTI-S93 CONN EDGECARD 130PS DIP .100 SLD
    GMC65DRTI-S93 CONN EDGECARD 130PS DIP .100 SLD
    FMC12DREN-S93 CONN EDGECARD 24POS .100 EYELET
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    A42MX09-2TQ176M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
    A42MX09-2TQG176 功能描述:IC FPGA MX SGL CHIP 14K 176-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
    A42MX09-2TQG176I 功能描述:IC FPGA MX SGL CHIP 14K 176-TQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
    A42MX09-2VQ100 功能描述:IC FPGA MX SGL CHIP 14K 100VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
    A42MX09-2VQ100A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:40MX and 42MX FPGA Families