鍨嬭櫉(h脿o)锛� | A42MX09-1PQ100I |
寤犲晢锛� | Microsemi SoC |
鏂囦欢闋�(y猫)鏁�(sh霉)锛� | 113/142闋�(y猫) |
鏂囦欢澶�?銆�?/td> | 0K |
鎻忚堪锛� | IC FPGA MX SGL CHIP 14K 100-PQFP |
妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 66 |
绯诲垪锛� | MX |
杓稿叆/杓稿嚭鏁�(sh霉)锛� | 83 |
闁€鏁�(sh霉)锛� | 14000 |
闆绘簮闆诲锛� | 3 V ~ 3.6 V锛�4.5 V ~ 5.5 V |
瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
宸ヤ綔婧害锛� | -40°C ~ 85°C |
灏佽/澶栨锛� | 100-BQFP |
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 100-PQFP锛�14x20锛� |
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
---|---|
A54SX16A-2PQG208I | IC FPGA SX 24K GATES 208-PQFP |
A54SX16A-2PQ208I | IC FPGA SX 24K GATES 208-PQFP |
RCB80DHAT | CONN EDGECARD 160PS R/A .050 DIP |
EPF6024AQC240-1N | IC FLEX 6000 FPGA 24K 240-PQFP |
EPF6024AQC240-1 | IC FLEX 6000 FPGA 24K 240-PQFP |
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
---|---|
A42MX09-1PQ100M | 鍒堕€犲晢:Microsemi Corporation 鍔熻兘鎻忚堪:FPGA 14K GATES 336 CELLS 148MHZ/247MHZ 0.45UM 3.3V/5V 100PQF - Trays 鍒堕€犲晢:Microsemi Corporation 鍔熻兘鎻忚堪:IC FPGA 83 I/O 100PQFP 鍒堕€犲晢:Microsemi Corporation 鍔熻兘鎻忚堪:IC FPGA MX SGL CHIP 14K 100-PQFP |
A42MX09-1PQ160 | 鍔熻兘鎻忚堪:IC FPGA MX SGL CHIP 14K 160-PQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:MX 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:SX-A LAB/CLB鏁�(sh霉):6036 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):360 闁€鏁�(sh霉):108000 闆绘簮闆诲:2.25 V ~ 5.25 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 70°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FPBGA锛�27X27锛� |
A42MX09-1PQ160I | 鍔熻兘鎻忚堪:IC FPGA MX SGL CHIP 14K 160-PQFP RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:MX 妯�(bi膩o)婧�(zh菙n)鍖呰:40 绯诲垪:SX-A LAB/CLB鏁�(sh霉):6036 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�(j矛):- 杓稿叆/杓稿嚭鏁�(sh霉):360 闁€鏁�(sh霉):108000 闆绘簮闆诲:2.25 V ~ 5.25 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:0°C ~ 70°C 灏佽/澶栨:484-BGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:484-FPBGA锛�27X27锛� |
A42MX09-1PQ160M | 鍒堕€犲晢:Microsemi Corporation 鍔熻兘鎻忚堪:FPGA 14K GATES 336 CELLS 148MHZ/247MHZ 0.45UM 3.3V/5V 160PQF - Trays 鍒堕€犲晢:Microsemi Corporation 鍔熻兘鎻忚堪:IC FPGA 101 I/O 160PQFP 鍒堕€犲晢:Microsemi Corporation 鍔熻兘鎻忚堪:IC FPGA MX SGL CHIP 14K 160-PQFP |
A42MX09-1PQG100 | 鍔熻兘鎻忚堪:IC FPGA MX SGL CHIP 14K 100-PQFP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 宓屽叆寮� - FPGA锛堢従(xi脿n)鍫�(ch菐ng)鍙法绋嬮杸闄e垪锛� 绯诲垪:MX 妯�(bi膩o)婧�(zh菙n)鍖呰:90 绯诲垪:ProASIC3 LAB/CLB鏁�(sh霉):- 閭忚集鍏冧欢/鍠厓鏁�(sh霉):- RAM 浣嶇附瑷�(j矛):36864 杓稿叆/杓稿嚭鏁�(sh霉):157 闁€鏁�(sh霉):250000 闆绘簮闆诲:1.425 V ~ 1.575 V 瀹夎椤炲瀷:琛ㄩ潰璨艰 宸ヤ綔婧害:-40°C ~ 125°C 灏佽/澶栨:256-LBGA 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:256-FPBGA锛�17x17锛� |