CEQ Values for Microsemi MX FPGAs
<thead id="xlkku"><rp id="xlkku"></rp></thead>
      <pre id="xlkku"><menuitem id="xlkku"></menuitem></pre>
      參數(shù)資料
      型號: A40MX04-2PL44
      廠商: Microsemi SoC
      文件頁數(shù): 50/142頁
      文件大小: 0K
      描述: IC FPGA MX SGL CHIP 6K 44-PLCC
      標準包裝: 27
      系列: MX
      輸入/輸出數(shù): 34
      門數(shù): 6000
      電源電壓: 3 V ~ 3.6 V,4.75 V ~ 5.25 V
      安裝類型: 表面貼裝
      工作溫度: 0°C ~ 70°C
      封裝/外殼: 44-LCC(J 形引線)
      供應商設備封裝: 44-PLCC(16.59x16.59)
      40MX and 42MX FPGA Families
      Re vi s i on 11
      1 - 11
      CEQ Values for Microsemi MX FPGAs
      Modules (CEQM)3.5
      Input Buffers (CEQI)6.9
      Output Buffers (CEQO)18.2
      Routed Array Clock Buffer Loads (CEQCR)1.4
      To calculate the active power dissipated from the complete design, the switching frequency of each part
      of the logic must be known. The equation below shows a piece-wise linear summation over all
      components.
      Power = VCCA2 * [(m x
      CEQM * fm)Modules +
      (n *
      CEQI * fn)Inputs + (p * (CEQO + CL) * fp)outputs +
      0.5 * (q1 * CEQCR * fq1)routed_Clk1 + (r1 * fq1)routed_Clk1 +
      0.5 * (q2 * CEQCR * fq2)routed_Clk2 + (r2 * fq2)routed_Clk2 (2)
      where:
      Fixed Capacitance Values for MX FPGAs (pF)
      m
      =
      Number of logic modules switching at frequency fm
      n
      =
      Number of input buffers switching at frequency fn
      p
      =
      Number of output buffers switching at frequency fp
      q1
      =
      Number of clock loads on the first routed array clock
      q2
      =
      Number of clock loads on the second routed array clock
      r1
      =
      Fixed capacitance due to first routed array clock
      r2
      =
      Fixed capacitance due to second routed array clock
      CEQM = Equivalent capacitance of logic modules in pF
      CEQI = Equivalent capacitance of input buffers in pF
      CEQO = Equivalent capacitance of output buffers in pF
      CEQC
      R
      =
      Equivalent capacitance of routed array clock in pF
      CL
      =
      Output load capacitance in pF
      fm
      =
      Average logic module switching rate in MHz
      fn
      =
      Average input buffer switching rate in MHz
      fp
      =
      Average output buffer switching rate in MHz
      fq1
      =
      Average first routed array clock rate in MHz
      fq2
      =
      Average second routed array clock rate in MHz
      Device Type
      r1
      routed_Clk1
      r2
      routed_Clk2
      A40MX02
      41.4
      N/A
      A40MX04
      68.6
      N/A
      A42MX09
      118
      A42MX16
      165
      A42MX24
      185
      A42MX36
      220
      相關PDF資料
      PDF描述
      ACM44DRYI-S13 CONN EDGECARD EXTEND 88POS 0.156
      A40MX04-2PLG44 IC FPGA MX SGL CHIP 6K 44-PLCC
      RSM43DTBT CONN EDGECARD 86POS R/A .156 SLD
      A54SX08A-FG144 IC FPGA SX 12K GATES 144-FBGA
      A54SX08A-FGG144 IC FPGA SX 12K GATES 144-FBGA
      相關代理商/技術(shù)參數(shù)
      參數(shù)描述
      A40MX04-2PL44I 功能描述:IC FPGA MX SGL CHIP 6K 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
      A40MX04-2PL44M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
      A40MX04-2PL68 功能描述:IC FPGA MX SGL CHIP 6K 68-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
      A40MX04-2PL68I 功能描述:IC FPGA MX SGL CHIP 6K 68-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應商設備封裝:256-FPBGA(17x17)
      A40MX04-2PL68M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)