- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4478 > A40MX02-3VQG80 (Microsemi SoC)IC FPGA MX SGL CHIP 3K 80-VQFP PDF資料下載
參數(shù)資料
| 型號： | A40MX02-3VQG80 |
| 廠商： | Microsemi SoC |
| 文件頁數(shù)： | 47/142頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA MX SGL CHIP 3K 80-VQFP |
| 標準包裝： | 90 |
| 系列： | MX |
| 輸入/輸出數(shù)： | 57 |
| 門數(shù)： | 3000 |
| 電源電壓： | 3 V ~ 3.6 V，4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 80-TQFP |
| 供應(yīng)商設(shè)備封裝： | 80-VQFP（14x14） |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁
Datasheet Information
3- 2
R ev isio n 1 1
v6.0
(continued)
Absolute Maximum Ratings for 40MX Devices* were updated.
The Table 1-9 5V TTL Electrical Specifications was updated.
The Table 1-13 3.3V LVTTL Electrical Specifications was updated.
and
Table 1-16 Mixed 5.0V/3.3V Electrical Specifications were updated.
Table 1-17 DC Specification (5.0 V PCI Signaling)1 was updated.
Table 1-19 DC Specification (3.3 V PCI Signaling)1 was updated.
and the tables were updated.
Figure 1-16 40MX Timing Model* was updated.
updated.
Figure 1-19 42MX Timing Model (SRAM Functions) was updated.
Figure 1-26 Output Buffer Latches was updated.
The "Pin Descriptions" section was updated.
In the "PQ100" table, Pin 64 (42MX09 and 42MX16) has changed to LP.
In the "PQ160" table, Pin 61 (42MX09, 42MX16, and 42MX64) has changed to LP.
In the "PQ208" table, the following pins changed:
Pin 129 (42MX09, 42MX16, and 42MX64) has changed to LP.
Pin 198 (42MX09) has changed to I/O.
The n the "PQ240" table, Pin 91 (42MX36) has changed to LP.
In the "VQ100" table, Pin 62 (42MX09 and 42MX16) has changed to LP.
In the "TQ176" table, Pin 109 (42MX09 and 42MX16) has changed to LP.
In the "BG272" table, Pin K20 (42MX36) has changed to LP.
v5.1
The "Low Power Mode" section was updated.
Footnote 8 in Table 1-9 5V TTL Electrical Specifications was updated.
Footnote 8 in Table 1-13 3.3V LVTTL Electrical Specifications was updated.
v5.0
Because the changes in this data sheet are extensive and technical in nature, this
should be viewed as a new document. Please read it as you would a datasheet that is
published for the first time.
ALL
Note that the “Package Characteristics and Mechanical Drawings” section has been
eliminated from the datasheet. The mechanical drawings are now contained in a
separate document, Package Mechanical Drawings, available on the Microsemi SoC
Products Group website.
Revision
Changes
Page
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A40MX02-3VQ80 | IC FPGA MX SGL CHIP 3K 80-VQFP |
| FMM18DSEN | CONN EDGECARD 36POS .156 EYELET |
| EP4CE22F17I8L | IC CYCLONE IV FPGA 22K 256FBGA |
| EP4CE22F17I7 | IC CYCLONE IV FPGA 22K 256FBGA |
| FMM18DRKN | CONN EDGECARD 36POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A40MX02-3VQG80I | 功能描述:IC FPGA MX SGL CHIP 3K 80-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:MX 標準包裝:90 系列:ProASIC3 LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:36864 輸入/輸出數(shù):157 門數(shù):250000 電源電壓:1.425 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 125°C 封裝/外殼:256-LBGA 供應(yīng)商設(shè)備封裝:256-FPBGA（17x17） |
| A40MX02-BG100 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A40MX02-BG100ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A40MX02-BG100I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
| A40MX02-BG100M | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:40MX and 42MX FPGA Families |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。