- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375137 > A3983 (Allegro MicroSystems, Inc.) DMOS Microstepping Driver with Translator PDF資料下載
參數(shù)資料
| 型號(hào)： | A3983 |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | DMOS Microstepping Driver with Translator |
| 中文描述： | 的DMOS微步驅(qū)動(dòng)器，帶有翻譯 |
| 文件頁(yè)數(shù)： | 7/13頁(yè) |
| 文件大小： | 329K |
| 代理商： | A3983 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
7
26184.29A
Worcester, Massachusetts 01615-0036 (508) 853-5000
www.allegromicro.com
115 Northeast Cutoff, Box 15036
Allegro MicroSystems, Inc.
A3983
DMOS Microstepping Driver with Translator
pin is tied to an external voltage > 3 V, then t
OFF
defaults to
30
μ
s. The ROSC pin can be safely connected to the VDD
pin for this purpose. The value of t
OFF
(
μ
s) is approximately
t
OFF
≈
R
OSC
825
Blanking.
This function blanks the output of the current
sense comparators when the outputs are switched by the
internal current control circuitry. The comparator outputs are
blanked to prevent false overcurrent detection due to reverse
recovery currents of the clamp diodes, and switching tran-
sients related to the capacitance of the load. The blank time,
t
BLANK
(
μ
s), is approximately
t
BLANK
≈
1
μ
s
Charge Pump
(CP1 and CP2).
The charge pump is
used to generate a gate supply greater than that of VBB
for driving the source-side DMOS gates. A 0.1
μ
F ceramic
capacitor, should be connected between CP1 and CP2. In
addition, a 0.1
μ
F ceramic capacitor is required between
VCP and VBB, to act as a reservoir for operating the
high-side DMOS gates.
VREG
(VREG)
.
This internally-generated voltage is used
to operate the sink-side DMOS outputs. The VREG pin must
be decoupled with a 0.22
μ
F ceramic capacitor to ground.
VREG is internally monitored. In the case of a fault condi-
tion, the DMOS outputs of the A3983 are disabled.
Enable Input
(ENABLE)
.
This input turns on or off all of
the DMOS outputs. When set to a logic high, the outputs are
disabled. When set to a logic low, the internal control enables
the outputs as required. The translator inputs STEP, DIR,
MS1, and MS2, as well as the internal sequencing logic, all
remain active, independent of the ENABLE input state.
Shutdown.
In the event of a fault, overtemperature
(excess T
J
) or an undervoltage (on VCP), the DMOS out-
puts of the A3983 are disabled until the fault condition is
removed. At power-on, the UVLO (undervoltage lockout)
circuit disables the DMOS outputs and resets the translator to
the Home state.
Sleep Mode
(SLEEP).
To minimize power consumption
when the motor is not in use, this input disables much of the
internal circuitry including the output DMOS FETs, current
regulator, and charge pump. A logic low on the SLEEP pin
puts the A3983 into Sleep mode. A logic high allows normal
operation, as well as start-up (at which time the A3983 drives
the motor to the Home microstep position). When emerging
from Sleep mode, in order to allow the charge pump to stabi-
lize, provide a delay of 1 ms before issuing a Step command.
Mixed Decay Operation.
The bridge can operate in
Mixed Decay mode, depending on the step sequence, as
shown in figures 3 thru 5. As the trip point is reached, the
A3983 initially goes into a fast decay mode for 31.25% of
the off-time. t
OFF
. After that, it switches to Slow Decay mode
for the remainder of t
OFF
.
Synchronous Rectification
.
When a PWM-off cycle
is triggered by an internal fixed–off-time cycle, load current
recirculates according to the decay mode selected by the
control logic. This synchronous rectification feature turns on
the appropriate FETs during current decay, and effectively
shorts out the body diodes with the low DMOS R
DSON
. This
reduces power dissipation significantly, and can eliminate
the need for external Schottky diodes in many applications.
Turning off synchronous rectification prevents the reversal of
the load current when a zero-current level is detected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A3983SLP-T | DMOS Microstepping Driver with Translator |
| A3984 | DMOS Microstepping Driver with Translator |
| A3984SLP | DMOS Microstepping Driver with Translator |
| A3984SLP-T | DMOS Microstepping Driver with Translator |
| A4011 | 1000 TO 4000 MHz TO-8 CASCADABLE AMPLIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A3983_08 | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:DMOS Microstepping Driver with Translator |
| A3983_10 | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:The A3983 is a complete microstepping motor driver with built-in translator for easy operation. |
| A3983SLP | 功能描述:IC DRIVER MICROSTEPPING 24-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電機(jī)和風(fēng)扇控制器，驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:直流電機(jī)驅(qū)動(dòng)器，步進(jìn)電機(jī)驅(qū)動(dòng)器 評(píng)估套件:- 輸出數(shù):1 或 2 電流 - 輸出:750mA 電壓 - 負(fù)載:10 V ~ 40 V 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-BFSOP（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOP 包裝:Digi-Reel® 其它名稱:MTS62C19A-HS105DKR |
| A3983SLP-T | 功能描述:IC MICRO STEPPING DRIVER 24-TSSO RoHS:是 類別:集成電路 (IC) >> PMIC - 電機(jī)和風(fēng)扇控制器，驅(qū)動(dòng)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:直流電機(jī)驅(qū)動(dòng)器，步進(jìn)電機(jī)驅(qū)動(dòng)器 評(píng)估套件:- 輸出數(shù):1 或 2 電流 - 輸出:750mA 電壓 - 負(fù)載:10 V ~ 40 V 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-BFSOP（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOP 包裝:Digi-Reel® 其它名稱:MTS62C19A-HS105DKR |
| A3983SLP-T | 制造商:Allegro MicroSystems LLC 功能描述:Motor Driver IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。