參數(shù)資料
型號: A29400TM-90
廠商: AMIC Technology Corporation
英文描述: 512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
中文描述: 為512k × 8位/ 256 × 16位的CMOS 5.0伏只,引導(dǎo)扇區(qū)閃存
文件頁數(shù): 15/33頁
文件大小: 497K
代理商: A29400TM-90
A29400 Series
PRELIMINARY (February, 2001, Version 0.1)
15
AMIC Technology, Inc.
I/O
5
: Exceeded Timing Limits
I/O
5
indicates whether the program or erase time has
exceeded a specified internal pulse count limit. Under
these conditions I/O
5
produces a "1." This is a failure
condition that indicates the program or erase cycle was
not successfully completed.
The I/O
5
failure condition may appear if the system tries to
program a "1 "to a location that is previously programmed
to "0." Only an erase operation can change a "0" back to a
"1." Under this condition, the device halts the operation,
and when the operation has exceeded the timing limits,
I/O
5
produces a "1."
Under both these conditions, the system must issue the
reset command to return the device to reading array data.
I/O
3
: Sector Erase Timer
After writing a sector erase command sequence, the
system may read I/O
3
to determine whether or not an
erase operation has begun. (The sector erase timer does
not apply to the chip erase command.) If additional
sectors are selected for erasure, the entire time-out also
applies after each additional sector erase command.
When the time-out is complete, I/O
3
switches from "0" to
"1." The system may ignore I/O
3
if the system can
guarantee that the time between additional sector erase
commands will always be less than 50
μ
s. See also the
"Sector Erase Command Sequence" section.
After the sector erase command sequence is written, the
system should read the status on I/O
7
(
Data
Polling) or
I/O
6
(Toggle Bit 1) to ensure the device has accepted the
command sequence, and then read I/O
3
. If I/O
3
is "1", the
internally controlled erase cycle has begun; all further
commands (other than Erase Suspend) are ignored until
the erase operation is complete. If I/O
3
is "0", the device
will accept additional sector erase commands. To ensure
the command has been accepted, the system software
should check the status of I/O
3
prior to and following each
subsequent sector erase command. If I/O
3
is high on the
second status check, the last command might not have
been accepted. Table 6 shows the outputs for I/O
3
.
START
Read I/O
7
-I/O
0
Toggle Bit
= Toggle
Program/Erase
Operation Not
Commplete, Write
Reset Command
Yes
Notes :
1. Read toggle bit twice to determine whether or not it is
toggling. See text.
2. Recheck toggle bit because it may stop toggling as I/O
5
changes to "1". See text.
No
Read I/O
7
- I/O
0
Twice
I/O
5
= 1
Toggle Bit
= Toggle
Yes
Yes
Program/Erase
Operation Complete
No
No
Read I/O
7
-I/O
0
(Notes 1,2)
Figure 5. Toggle Bit Algorithm
(Note 1)
相關(guān)PDF資料
PDF描述
A29400TV-55 240 x 128 pixel format, CFL Backlight with power harness
A29400TV-70 240 x 128 pixel format, CFL Backlight with power harness
A29400TV-90 240 x 128 pixel format, LED or EL Backlight
A29400UV-55 512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A29400UV-70 Dipole Antenna; Bandwidth Max:2.65GHz; For Use With:Hand-Held Spectrum Analyzer; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No RoHS Compliant: No
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A29400TV-55 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A29400TV-70 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A29400TV-90 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A29400UM-55 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory
A29400UM-70 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 Bit / 256K X 16 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory