參數(shù)資料
型號(hào): A29040A-55
廠商: AMIC Technology Corporation
英文描述: 512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
中文描述: 為512k × 8位CMOS 5.0伏只,統(tǒng)一部門(mén)快閃記憶體
文件頁(yè)數(shù): 11/30頁(yè)
文件大?。?/td> 285K
代理商: A29040A-55
A29040A Series
PRELIMINARY (August, 2001, Version 0.1)
11
AMIC Technology, Inc.
Write Operation Status
Several bits, I/O
2
, I/O
3
, I/O
5
, I/O
6
, and I/O
7,
are provided in the
A29040A to determine the status of a write operation. Table 5
and the following subsections describe the functions of these
status bits. I/O
7
, I/O
6
and I/O
2
each offer a method for
determining whether a program or erase operation is complete
or in progress. These three bits are discussed first.
I/O
7
:
Data
Polling
The
Data
Polling bit, I/O
7
, indicates to the host system
whether an Embedded Algorithm is in progress or completed,
or whether the device is in Erase Suspend.
Data
Polling is
valid after the rising edge of the final
WE
pulse in the program
or erase command sequence.
During the Embedded Program algorithm, the device outputs
on I/O
7
the complement of the datum programmed to I/O
7
. This
I/O
7
status also applies to programming during Erase Suspend.
When the Embedded Program algorithm is complete, the
device outputs the datum programmed to I/O
7
. The system
must provide the program address to read valid status
information on I/O
7
. If a program address falls within a
protected sector,
Data
Polling on I/O
7
is active for
approximately 2
μ
s, then the device returns to reading array
data.
During the Embedded Erase algorithm,
Data
Polling produces
a "0" on I/O
7
. When the Embedded Erase algorithm is
complete, or if the device enters the Erase Suspend mode,
Data
Polling produces a "1" on I/O
7
.This is analogous to the
complement/true datum output described for the Embedded
Program algorithm: the erase function changes all the bits in a
sector to "1"; prior to this, the device outputs the
"complement," or "0." The system must provide an address
within any of the sectors selected for erasure to read valid
status information on I/O
7
.
After an erase command sequence is written, if all sectors
selected for erasing are protected,
Data
Polling on I/O
7
is
active for approximately 100
μ
s, then the device returns to
reading array data. If not all selected sectors are protected, the
Embedded Erase algorithm erases the unprotected sectors,
and ignores the selected sectors that are protected.
When the system detects I/O
7
has changed from the
complement to true data, it can read valid data at I/O
7
- I/O
0
on
the following read cycles. This is because I/O
7
may change
asynchronously with I/O
0
- I/O
6
while Output Enable (
OE
) is
asserted low. The
Data
Polling Timings (During Embedded
Algorithms) figure in the "AC Characteristics" section illustrates
this. Table 5 shows the outputs for
Data
Polling on I/O
7
.
Figure 3 shows the
Data
Polling algorithm.
START
Read I/O
7
-I/O
0
Address = VA
I/O
7
= Data
FAIL
No
Note :
1. VA = Valid address for programming. During a sector
erase operation, a valid address is an address within any
sector selected for erasure. During chip erase, a valid
address is any non-protected sector address.
2. I/O
7
should be rechecked even if I/O
5
= "1" because
I/O
7
may change simultaneously with I/O
5
.
No
Read I/O
7
- I/O
0
Address = VA
I/O
5
= 1
I/O
7
= Data
Yes
No
PASS
Yes
Yes
Figure 3. Data Polling Algorithm
相關(guān)PDF資料
PDF描述
A29040AL-55 512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29040AL-70 512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29040AL-90 512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29040-70 Circular Connector; MIL SPEC:MIL-C-26482, Series I, Crimp; Body Material:Aluminum; Series:PT07; No. of Contacts:10; Connector Shell Size:12; Connecting Termination:Crimp; Circular Shell Style:Jam Nut Receptacle; Body Style:Straight
A29040-90 Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:TVS06; Number of Contacts:22; Connector Shell Size:13; Connecting Termination:Crimp; Circular Shell Style:Straight Plug; Body Style:Straight
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A29040A-70 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29040A-90 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29040AL-55 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29040AL-70 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory
A29040AL-90 制造商:AMICC 制造商全稱(chēng):AMIC Technology 功能描述:512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory