- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375110 > A29010-70 (AMIC Technology Corporation) 128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory PDF資料下載
參數(shù)資料
| 型號： | A29010-70 |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| 中文描述： | 128K的× 8位CMOS 5.0伏只，統(tǒng)一部門快閃記憶體 |
| 文件頁數(shù)： | 7/30頁 |
| 文件大?。?/td> | 288K |
| 代理商： | A29010-70 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
A29010 Series
PRELIMINARY (August, 2001, Version 0.3)
7
AMIC Technology, Inc.
Sector Protection/Unprotection
The hardware sector protection feature disables both
program and erase operations in any sector. The hardware
sector unprotection feature re-enables both program and
erase operations in previously protected sectors.
Sector protection/unprotection must be implemented using
programming equipment. The procedure requires a high
voltage (V
ID
) on address pin A9 and the control pins.
The device is shipped with all sectors unprotected.
It is possible to determine whether a sector is protected or
unprotected. See "Autoselect Mode" for details.
Hardware Data Protection
The requirement of command unlocking sequence for
programming or erasing provides data protection against
inadvertent writes (refer to the Command Definitions table).
In addition, the following hardware data protection measures
prevent accidental erasure or programming, which might
otherwise be caused by spurious system level signals during
V
CC
power-up transitions, or from system noise. The device is
powered up to read array data to avoid accidentally writing
data to the array.
Write Pulse "Glitch" Protection
Noise pulses of less than 5ns (typical) on
OE
,
CE
or
WE
do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of
OE
=V
IL
,
CE
= V
IH
or
WE
= V
IH
. To initiate a write cycle,
CE
and
WE
must be a logical zero while
OE
is a logical one.
Power-Up Write Inhibit
If
WE
=
CE
= V
IL
and
OE
= V
IH
during power up, the
device does not accept commands on the rising edge of
WE
. The internal state machine is automatically reset to
reading array data on the initial power-up.
Command Definitions
Writing specific address and data commands or sequences
into the command register initiates device operations. The
Command Definitions table defines the valid register
command sequences. Writing incorrect address and data
values or writing them in the improper sequence resets the
device to reading array data.
All addresses are latched on the falling edge of
WE
or
CE
,
whichever happens later. All data is latched on the rising
edge of
WE
or
CE
, whichever happens first. Refer to the
appropriate timing diagrams in the "AC Characteristics"
section.
Reading Array Data
The device is automatically set to reading array data after
device power-up. No commands are required to retrieve
data. The device is also ready to read array data after
completing an Embedded Program or Embedded Erase
algorithm. After the device accepts an Erase Suspend
command, the device enters the Erase Suspend mode. The
system can read array data using the standard read timings,
except that if it reads at an address within erase-suspended
sectors, the device outputs status data. After completing a
programming operation in the Erase Suspend mode, the
system may once again read array data with the same
exception. See "Erase Suspend/Erase Resume Commands"
for more information on this mode.
The system must issue the reset command to re-enable the
device for reading array data if I/O
5
goes high, or while in the
autoselect mode. See the "Reset Command" section, next.
See also "Requirements for Reading Array Data" in the
"Device Bus Operations" section for more information. The
Read Operations table provides the read parameters, and
Read Operation Timings diagram shows the timing diagram.
Reset Command
Writing the reset command to the device resets the device to
reading array data. Address bits are don't care for this
command. The reset command may be written between the
sequence cycles in an erase command sequence before
erasing begins. This resets the device to reading array data.
Once erasure begins, however, the device ignores reset
commands until the operation is complete.
The reset command may be written between the sequence
cycles
in
a
program
command
programming begins. This resets the device to reading array
data (also applies to programming in Erase Suspend mode).
Once programming begins, however, the device ignores
reset commands until the operation is complete.
The reset command may be written between the sequence
cycles in an autoselect command sequence. Once in the
autoselect mode, the reset command must be written to
return to reading array data (also applies to autoselect during
Erase Suspend).
If I/O
5
goes high during a program or erase operation, writing
the reset command returns the device to reading array data
(also applies during Erase Suspend).
sequence
before
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A29010-90 | Circular Connector; No. of Contacts:22; Series:TVS06; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:13-35 |
| A29010V-55 | Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:19 x 36; Jacket Color:Light Blue; Approval Bodies:UL; Approval Categories:UL AWM Style 1180; Passes VW-1 Flame Test; Cable/Wire MIL SPEC:MIL-W-16878/5 Type EE RoHS Compliant: Yes |
| A29010V-70 | Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:19 x 36; Jacket Color:Light Blue; Approval Bodies:UL; Approval Categories:UL AWM Style 1180; Passes VW-1 Flame Test; Cable/Wire MIL SPEC:MIL-W-16878/5 Type EE RoHS Compliant: Yes |
| A29010V-90 | Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:19 x 36; Jacket Color:Purple; Approval Bodies:UL; Approval Categories:UL AWM Style 1180; Passes VW-1 Flame Test; Cable/Wire MIL SPEC:MIL-W-16878/5 Type EE RoHS Compliant: Yes |
| A29040A | 512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A29010-70F | 制造商:AMIC Technology 功能描述:MEMORY FLASH NOR 5V 1M 32DIP 制造商:AMIC Technology 功能描述:MEMORY, FLASH, NOR, 5V, 1M, 32DIP 制造商:AMIC Technology 功能描述:MEMORY, FLASH, NOR, 5V, 1M, 32DIP; Memory Type:Flash - NOR; Memory Size:1Mbit; Memory Configuration:128K x 8bit; Supply Voltage Min:4.5V; Supply Voltage Max:5.5V; Memory Case Style:DIP; No. of Pins:32; Access Time:70ns; Interface ;RoHS Compliant: Yes |
| A29010-90 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| A29010L-55 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| A29010L-70 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory |
| A29010L-70F | 制造商:AMIC Technology 功能描述:MEMORY FLASH NOR 5V 1M 32PLCC 制造商:AMIC Technology 功能描述:MEMORY, FLASH, NOR, 5V, 1M, 32PLCC 制造商:AMIC Technology 功能描述:MEMORY, FLASH, NOR, 5V, 1M, 32PLCC; Memory Type:Flash - NOR; Memory Size:1Mbit; Memory Configuration:128K x 8bit; Supply Voltage Min:4.5V; Supply Voltage Max:5.5V; Memory Case Style:LCC; No. of Pins:32; Access Time:70ns; Interface ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復。