- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375110 > A290021UV-150 (AMIC Technology Corporation) SCR Thyristor; Thyristor Type:Standard Gate; Peak Repetitive Off-State Voltage, Vdrm:800V; On-State RMS Current, IT(rms):16A; Peak Non Repetitive Surge Current, Itsm:200A; Gate Trigger Current Max, Igt:25mA RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號(hào)： | A290021UV-150 |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | SCR Thyristor; Thyristor Type:Standard Gate; Peak Repetitive Off-State Voltage, Vdrm:800V; On-State RMS Current, IT(rms):16A; Peak Non Repetitive Surge Current, Itsm:200A; Gate Trigger Current Max, Igt:25mA RoHS Compliant: Yes |
| 中文描述： | 256K × 8位CMOS 5.0伏只，引導(dǎo)扇區(qū)閃存 |
| 文件頁(yè)數(shù)： | 2/32頁(yè) |
| 文件大?。?/td> | 312K |
| 代理商： | A290021UV-150 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
A29002/A290021 Series
(February, 2002, Version 1.0)
2
AMIC Technology, Inc.
The host system can detect whether a program or erase
operation is complete by reading the I/O
7
(
Data
Polling) and
I/O
6
(toggle) status bits. After a program or erase cycle has
been completed, the device is ready to read array data or
accept another command.
The sector erase architecture allows memory sectors to be
erased and reprogrammed without affecting the data contents
of other sectors. The A29002 is fully erased when shipped
from the factory.
The hardware sector protection feature disables operations
for both program and erase in any combination of the
sectors
Pin Configurations
n
DIP
of memory. This can be achieved via programming
equipment.
The Erase Suspend feature enables the user to put erase on
hold for any period of time to read data from, or program data
to, any other sector that is not selected for erasure. True
background erase can thus be achieved.
Power consumption is greatly reduced when the device is
placed in the standby mode.
The hardware
RESET
pin terminates any operation in
progress and resets the internal state machine to reading
array data (This feature is not available on the A290021).
n
PLCC
RESET
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O
0
I/O
1
I/O
2
I/O
3
VSS
I/O
4
I/O
5
I/O
6
I/O
7
CE
A10
OE
A9
A8
A13
WE
A17
A14
VCC
A11
A
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
A7
A6
A5
A4
A3
A2
A1
A0
I/O
0
21
22
23
24
25
26
27
28
29
12
13
11
8
9
5
7
6
CE
I/O
7
A10
A29002L/
A290021L
OE
A11
A9
A8
A13
A14
I
1
I
2
V
I
3
I
4
I
5
I
6
4
3
2
1
3
3
3
A
A
A
R
V
W
A
1
1
1
1
1
1
2
10
NC on A290021
NC on A290021
n
TSOP (Forward type)
A29002V/A290021V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
A9
A8
A13
A14
A17
WE
VCC
A16
A15
A12
A7
A6
A5
A4
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A3
A2
A1
A0
I/O
0
I/O
1
I/O
2
VSS
I/O
3
I/O
4
I/O
5
I/O
6
I/O
7
CE
A10
OE
A11
RESET
NC on A290021
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A290021T-55 | 256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A290021T-70 | 256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A290021T-90 | 256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A29002TV-120 | 256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A29002TV-150 | 256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A290021UV-55 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A290021UV-70 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A290021UV-90 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| A29002SERIES | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K X 8 Bit CMOS 5.0 Volt-only. Boot Sector Flash Memory |
| A29002T-120 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:256K X 8 Bit CMOS 5.0 Volt-only, Boot Sector Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。