參數(shù)資料
型號: A14100A-PG257C
廠商: Microsemi SoC
文件頁數(shù): 7/90頁
文件大?。?/td> 0K
描述: IC FPGA 10K GATES 257-CPGA
標(biāo)準(zhǔn)包裝: 10
系列: ACT™ 3
LAB/CLB數(shù): 1377
輸入/輸出數(shù): 228
門數(shù): 10000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 通孔
工作溫度: 0°C ~ 70°C
封裝/外殼: 257-BCPGA
供應(yīng)商設(shè)備封裝: 257-CPGA(50x50)
Accelerator Series FPGAs – ACT 3 Family
R e visio n 3
2 -7
Antifuse Connections
An antifuse is a “normally open” structure as opposed to the normally closed fuse structure used in
PROMs or PALs. The use of antifuses to implement a programmable logic device results in highly
testable structures as well as an efficient programming architecture. The structure is highly testable
because there are no preexisting connections; temporary connections can be made using pass
transistors. These temporary connections can isolate individual antifuses to be programmed as well as
isolate individual circuit structures to be tested. This can be done both before and after programming. For
example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the
functionality of all logic modules can be verified.
Four types of antifuse connections are used in the routing structure of the ACT 3 array. (The physical
structure of the antifuse is identical in each case; only the usage differs.)
Table 2-1 shows four types of antifuses.
Examples of all four types of connections are shown in Figure 2-7 on page 2-6 and Figure 2-8 on
Module Interface
Connections to Logic and I/O modules are made through vertical segments that connect to the module
inputs and outputs. These vertical segments lie on vertical tracks that span the entire height of the array.
Module Input Connections
The tracks dedicated to module inputs are segmented by pass transistors in each module row. During
normal user operation, the pass transistors are inactive, which isolates the inputs of a module from the
inputs of the module directly above or below it. During certain test modes, the pass transistors are active
to verify the continuity of the metal tracks. Vertical input segments span only the channel above or the
channel below. The logic modules are arranged such that half of the inputs are connected to the channel
above and half of the inputs to segments in the channel below, as shown in Figure 2-9.
Table 2-1 Antifuse Types
Type
Description
XF
Horizontal-to-vertical connection
HF
Horizontal-to-horizontal connection
VF
Vertical-to-vertical connection
FF
"Fast" vertical connection
Figure 2-9
Logic Module Routing Interface
Y+2
Y+1
A1 D10 D11
B1 B0
D01 D00
Y-1
Y-2
LVTs
Y+2
Y+1
Y
Y-1
Y-2
C-Modules
S-Modules
D10
B0
A0 D11 A1
B1 D01
A0
Y
相關(guān)PDF資料
PDF描述
EP4SGX70HF35I3 IC STRATIX IV FPGA 70K 1152FBGA
EP4SGX70HF35C2 IC STRATIX IV FPGA 70K 1152FBGA
A14100A-1RQ208C IC FPGA 10K GATES 208-PQFP
93AA46BT-I/MS IC EEPROM 1KBIT 2MHZ 8MSOP
205210-2 CONN D-SUB HOUSING PLUG 37POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A14100A-PG257M 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 Family 10K Gates 1377 Cells 100MHz 0.8um Technology 5V 257-Pin CPGA 制造商:Microsemi Corporation 功能描述:FPGA ACT 3 10K GATES 1377 CELLS 100MHZ 0.8UM 5V 257CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 10K GATES 257-CPGA MIL
A14100A-RQ208C 功能描述:IC FPGA 10K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A14100A-RQ208CX40 制造商:Microsemi SOC Products Group 功能描述:ACLA14100A-RQ208CX40 20K GATES FPGA
A14100A-RQ208I 功能描述:IC FPGA 10K GATES 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 3 標(biāo)準(zhǔn)包裝:1 系列:ProASICPLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):- RAM 位總計:129024 輸入/輸出數(shù):248 門數(shù):600000 電源電壓:2.3 V ~ 2.7 V 安裝類型:表面貼裝 工作溫度:- 封裝/外殼:352-BFCQFP,帶拉桿 供應(yīng)商設(shè)備封裝:352-CQFP(75x75)
A14100A-STDCQ256B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC