參數(shù)資料
型號(hào): A1280A-PG176C
廠商: Microsemi SoC
文件頁數(shù): 20/54頁
文件大?。?/td> 0K
描述: IC FPGA 8K GATES 176-CPGA COM
標(biāo)準(zhǔn)包裝: 21
系列: ACT™ 2
LAB/CLB數(shù): 1232
輸入/輸出數(shù): 140
門數(shù): 8000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 通孔
工作溫度: 0°C ~ 70°C
封裝/外殼: 176-BCPGA
供應(yīng)商設(shè)備封裝: 176-CPGA(39.88x39.88)
ACT 2 Family FPGAs
R e visio n 8
2 - 21
Pin Descriptions
CLKA
Clock A (Input)
TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic
modules. This pin can also be used as an I/O.
CLKB
Clock B (Input)
TTL Clock input for clock distribution networks. The Clock input is buffered prior to clocking the logic
modules. This pin can also be used as an I/O.
DCLK
Diagnostic Clock (Input)
TTL Clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is
High. This pin functions as an I/O when the MODE pin is Low.
GND
Ground
Low supply voltage.
I/O
Input/Output (Input, Output)
The I/O pin functions as an input, output, three-state, or bidirectional buffer. Input and output levels are
compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven Low
by the ALS software.
MODE
Mode (Input)
The MODE pin controls the use of multifunction pins (DCLK, PRA, PRB, SDI). When the MODE pin is
High, the special functions are active. When the MODE pin is Low, the pins function as I/Os. To provide
Actionprobe capability, the MODE pin should be terminated to GND through a 10K resistor so that the
MODE pin can be pulled High when required.
NC
No Connection
This pin is not connected to circuitry within the device.
PRA
Probe A (Output)
The Probe A pin is used to output data from any user-defined design node within the device. This
independent diagnostic pin can be used in conjunction with the Probe B pin to allow real-time diagnostic
output of any signal path within the device. The Probe A pin can be used as a user-defined I/O when
debugging has been completed. The pin’s probe capabilities can be permanently disabled to protect
programmed design confidentiality. PRA is active when the MODE pin is High. This pin functions as an
I/O when the MODE pin is Low.
PRB
Probe B (Output)
The Probe B pin is used to output data from any user-defined design node within the device. This
independent diagnostic pin can be used in conjunction with the Probe A pin to allow real-time diagnostic
output of any signal path within the device. The Probe B pin can be used as a user-defined I/O when
debugging has been completed. The pin’s probe capabilities can be permanently disabled to protect
programmed design confidentiality. PRB is active when the MODE pin is High. This pin functions as an
I/O when the MODE pin is Low.
SDI
Serial Data Input (Input)
Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is High.
This pin functions as an I/O when the MODE pin is Low.
SDO
Serial Data Output (Output)
Serial data output for diagnostic probe. SDO is active when the MODE pin is High. This pin functions as
an I/O when the MODE pin is Low.
VCC
5.0 V Supply Voltage
High supply voltage.
相關(guān)PDF資料
PDF描述
AX2000-1FG1152I IC FPGA AXCELERATOR 2M 1152-FBGA
AYM36DTAD CONN EDGECARD 72POS R/A .156 SLD
AX2000-1FGG1152I IC FPGA AXCELERATOR 2M 1152-FBGA
DS1245W-150+ IC NVSRAM 1MBIT 150NS 32DIP
DS1245W-100+ IC NVSRAM 1MBIT 100NS 32DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1280A-PG176E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
A1280A-PG176I 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-PG176M 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 Family 8K Gates 1232 Cells 75MHz 1.0um Technology 5V 176-Pin CPGA 制造商:Microsemi Corporation 功能描述:FPGA ACT 2 8K GATES 1232 CELLS 75MHZ 1.0UM 5V 176CPGA - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 8K GATES 176-CPGA MIL
A1280A-PGG160B 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs
A1280A-PGG160C 制造商:MICROSEMI 制造商全稱:Microsemi Corporation 功能描述:ACT 2 Family FPGAs