A1 41 00 A Ti m i ng Cha r act e r i s t i cs (continued) (W or s" />
參數(shù)資料
型號: A1010B-1PLG68I
廠商: Microsemi SoC
文件頁數(shù): 40/98頁
文件大小: 0K
描述: IC FPGA 1200 GATES 68-PLCC IND
標準包裝: 19
系列: ACT™ 1
LAB/CLB數(shù): 295
輸入/輸出數(shù): 57
門數(shù): 1200
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 68-LCC(J 形引線)
供應(yīng)商設(shè)備封裝: 68-PLCC(24.23x24.23)
45
Hi R e l F P GA s
A1 41 00 A Ti m i ng Cha r act e r i s t i cs (continued)
(W or s t - C as e M i l i t a r y Cond i t i o n s , V CC = 4.5 V, TJ = 1 25°C)
‘–1’ Speed
‘Std’ Speed
Parameter
Description
Min.
Max.
Min.
Max.
Units
I/O Module Sequential Timing
tINH
Input F-F Data Hold
(w.r.t. IOCLK Pad)
0.0
ns
tINSU
Input F-F Data Setup
(w.r.t. IOCLK Pad)
2.1
2.4
ns
tIDEH
Input Data Enable Hold
(w.r.t. IOCLK Pad)
0.0
ns
tIDESU
Input Data Enable Setup
(w.r.t. IOCLK Pad)
8.7
10.0
ns
tOUTH
Output F-F Data Hold
(w.r.t. IOCLK Pad)
1.2
ns
tOUTSU
Output F-F Data Setup
(w.r.t. IOCLK Pad)
1.2
ns
tODEH
Output Data Enable Hold
(w.r.t. IOCLK Pad)
0.6
ns
tODESU
Output Data Enable Setup
(w.r.t. IOCLK Pad)
2.4
ns
TTL Output Module Timing1
tDHS
Data to Pad, High Slew
7.5
8.9
ns
tDLS
Data to Pad, Low Slew
11.9
14.0
ns
tENZHS
Enable to Pad, Z to H/L, High Slew
6.0
7.0
ns
tENZLS
Enable to Pad, Z to H/L, Low Slew
10.9
12.8
ns
tENHSZ
Enable to Pad, H/L to Z, High Slew
11.9
14.0
ns
tENLSZ
Enable to Pad, H/L to Z, Low Slew
10.9
12.8
ns
tCKHS
IOCLK Pad to Pad H/L, High Slew
12.2
14.0
ns
tCKLS
IOCLK Pad to Pad H/L, Low Slew
17.8
ns
dTLHHS
Delta Low to High, High Slew
0.04
ns/pF
dTLHLS
Delta Low to High, Low Slew
0.07
0.08
ns/pF
dTHLHS
Delta High to Low, High Slew
0.05
0.06
ns/pF
dTHLLS
Delta High to Low, Low Slew
0.07
0.08
ns/pF
Note:
1.
Delays based on 35 pF loading.
相關(guān)PDF資料
PDF描述
RMC49DRAS CONN EDGECARD 98POS R/A .100 SLD
IDT7028L15PFG IC SRAM 1MBIT 15NS 100TQFP
ACC49DRTS CONN EDGECARD 98POS .100 DIP SLD
IDT70V28L20PFI IC SRAM 1MBIT 20NS 100TQFP
GCB80DHAR CONN EDGECARD 160PS R/A .050 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1010B-1PQ100C 功能描述:IC FPGA 1200 GATES 100-PQFP COM RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 1 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A1010B-1PQ100I 功能描述:IC FPGA 1200 GATES 100-PQFP IND RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:ACT™ 1 標準包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計:- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA(27X27)
A1010B-1PQ84B 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ACT 1 Series FPGAs
A1010B-1PQ84C 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ACT 1 Series FPGAs
A1010B-1PQ84I 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:ACT 1 Series FPGAs